24–30 May 2015
Europe/Rome timezone
<font color = red>To contact the conference secretariat call:+ 39 0565 974626 / 627 or + 39 3348998639 (for emergency) or send an e-mail to pisameet@pi.infn.it

Belle-II SVD ladder assembly procedures

28 May 2015, 09:03
Poster S6 - Solid State Detectors Solid State Detectors - Poster Session

Speaker

Mr Varghese Babu (Tata Institute of Fundamental Research)

Description

The Belle-II experiment at the SuperKEKB collider in Japan will operate at a luminosity approximately 50 times greater than its predecessor (Belle). At its heart lies a six-layer vertex detector comprising two layers of pixelated silicon detectors (PXD) and four layers of double-sided silicon microstrip detectors (SVD). One of the key measurements for Belle-II is time-dependent CP violation asymmetry, which hinges on a precise charged-track vertex determination. Towards this goal, a proper assembly of the SVD components with precise alignment ought to be performed and the geometrical tolerances should be checked to fall within the design limits. We present an overview of the assembly procedure that is being followed, which includes the precision gluing of the SVD module components, wire-bonding of the various electrical components, and precision 3D coordinate measurements of the jigs used in assembly as well as of the final SVD modules.

Collaboration

Belle - II

Primary authors

Mrs Tomoko Morii (University of Tokyo, Kavli IPMU (WPI)) Mr Varghese Babu (Tata Institute of Fundamental Research)

Presentation materials