Jul 22 – 26, 2019
Europe/Rome timezone

Analysing the FPGA processing capacity of the Xilinx ZCU111 RFSoC as a photon counting MKID readout system

Jul 25, 2019, 5:45 PM
1h 15m
Piazza Città di Lombardia (Milano)

Piazza Città di Lombardia


Piazza Città di Lombardia, 1, 20124 Milano MI
Poster Detector readout, signal processing, and related technologies Poster session


Mr Eoin Baldwin (Dublin Institute for Advanced Studies)


The recently released Xilinx ZCU111 Radio Frequency System-on-Chip (RFSoC) Evaluation Kit is a very promising option for a Microwave Kinetic Inductance Detector (MKID) readout system. It provides FPGA resources of 930,000 system logic cells and 4,272 DSP slices, as well as eight on-chip 14-bit digital-to-analogue converters (DACs) with 6.5 giga-samples per second (GSPS) and eight 12-bit analogue-to-digital converters (ADCs) with 4 GSPS. The on-chip data converters provide ample bandwidth for up to 8,000 MKID resonators with 2 MHz spacing at a 1.0 MHz pixel sampling rate, potentially reducing the per-pixel readout cost to roughly €2 per pixel. However, the channelisation and pulse analysis digital signal processing (DSP) necessary for 8,000 MKID pixels with microsecond sampling is far beyond the capacity of the ZCU111’s FPGA. As such, an analysis of the limitations of the ZCU111’s FPGA resources is presented, detailing the number of MKID pixels which it should be able to support. We will also discuss options for adding additional FPGAs via the board’s mezzanine ports to take full advantage of the large available bandwidth.

Student (Ph.D., M.Sc. or B.Sc.) Y
Less than 5 years of experience since completion of Ph.D Y

Primary author

Mr Eoin Baldwin (Dublin Institute for Advanced Studies)


Mr Mario De Lucia (Dublin Institute for Advanced Studies) Dr Colm Bracken (Dublin Institute for Advanced Studies) Dr Gerhard Ulbricht (Dublin Institute for Advanced Studies) Prof. Tom Ray (Dublin Institute for Advanced Studies)

Presentation materials

There are no materials yet.