EcoScale - ExaNeSt training workshop on FPGA implementation of OpenCL

Name: EcoScale - ExaNeSt training workshop on FPGA implementation of OpenCL
Start: 2017-03-16T08:00:00+01:00
End: 2017-03-17T18:00:00+01:00
Location: Sapienza University of Rome - Department of Physics "G. Marconi"

16–17 Mar 2017

Sapienza University of Rome - Department of Physics "G. Marconi"

Europe/Rome timezone

Overview
Timetable
Contribution List
Registration
Local information
Participant List

OpenCL and Xilinx methods hands-on session (Lab1)

16 Mar 2017, 14:30

1h 30m

Sala Direzione INFN (room number: 242) (Sapienza University of Rome - Department of Physics "G. Marconi")

Sala Direzione INFN (room number: 242)

Sapienza University of Rome - Department of Physics "G. Marconi"

P.le Aldo Moro 2, 00185 Rome (Italy)

Prof. Luciano Lavagno (PoliTO)

Lab material

Lab1_material.zip

Lab1_Workbook.pdf

Slides

12a_Lab1_Intro.pptx

EcoScale - ExaNeSt training workshop on FPGA implementation of OpenCL

OpenCL and Xilinx methods hands-on session (Lab1)

Sala Direzione INFN (room number: 242)

Sapienza University of Rome - Department of Physics "G. Marconi"

Speaker

Presentation materials

Choose timezone

EcoScale - ExaNeSt training workshop on FPGA implementation of OpenCL

Speaker

Presentation materials