Speaker
Andrea Triossi
(Universita` degli Studi di Padova)
Description
Case study: the adder. Simulation of VHDL code through test bench
Case study: the adder. Simulation of VHDL code through test bench