1–5 Sept 2014
Europe/Rome timezone

FPGA-based L0TP status

2 Sept 2014, 16:00
15m
Aula Drigo (via Paradiso12)

Aula Drigo

via Paradiso12

Speaker

Dario Soldi (TO)

Presentation materials