Description
design flow for a complete optimized FPGA-FPGA interconnect based on AURORA transceivers: IP design, compilation and timing analysis, test&debug via ILA, fine tuning, performance evaluation
design flow for a complete optimized FPGA-FPGA interconnect based on AURORA transceivers: IP design, compilation and timing analysis, test&debug via ILA, fine tuning, performance evaluation