The SuperB Accelerator Control System: Plans and R&D Status

i.e. an attempt to innovate the standar model of control systems

R. Ammendola (INFN Roma TV)

C. Bisegni (INFN-LNF)

S. Calabrò (LAL & INFN-LNF)

L. Catani (INFN Roma TV)

P. Ciuffetti (INFN-LNF)

G. Di Pirro (INFN-LNF)

L. Foggetta (LAL & INFN-LNF)

G. Mazzitelli (INFN-LNF)


A. Stecchi (INFN-LNF)

F. Zani (INFN Roma TV)

"The standard model consists of a local area network providing communication between front end microcomputers, connected to the accelerator, and workstations, providing the operator interface and computational support."


"standard model"

control room



standard model + DAQ

control room



the starting point

- goal: develop a new solution for a control system's DAQ
- use key/value db as alternative to RDBMS
 - fast, scalable, distributed storage, lowcost servers


the next step

- **extended goal**: *key/value* db looks great, can we use it for **live data**?
 - data retrieving still slow

- use distributed caching instead
 - same topology, same data structure, same scalability

the new paradigm


control room




accelerator


the new paradigm:

(scalability eliminates bottleneck)





core services candidates




core services alternatives

→ iT + ⊕ http://msgpack.org/


The MessagePack Project

The MessagePack Project

Reader C




Control Library e Control Unit




multi-threads

- The Control Library (CL) is the set of functions needed to hw-drivers developers for communicating with the CS. It allows:
 - managing configurations
 - writing data to Live and History
 - Commands dispatching & handling
- Each Control Unit employ the CL to export to the CS an accelerator component or a family thereof.




Live data




• one key per data (a single "container" continuously updated r/w of a value subset now available!

• dynamical *keys* re-distribution allows automatic failover by redirecting to other servers the load of failed one.

 Scalability is also guaranteed by the same feature






History data


- key/value non-relational database
- scalability and load balancing by sharding
- fast record writing (simpler structure because it doesn't use tables)
- fast queries on primary keys
- (fast) parallel search on cluster nodes

Metadata Server



- CU configuration manager (e.g. managing of pushing data rate)
- Semantic of data (e.g. db records structure)
- Command's list and semantic
- Naming service

Orchestrator




Provides middle-layer services,
 e.g. locking of CUs to prevent
 command conflicts


- multi-CUs commands, e.g.
 - global set-points save/restore
 - software feedback
 - on-line measurements


• ...

Abstraction of components




pull live data







push live data



memcached performance




test#3.1



writing every (msec)	#CU (Write)	#clients (Read)	#servers	#processes/ server	CPU load (%)
20	60	20	1	1	3-5
20	80	20	1	1	4-6
20	80	20	2	1	2-3
50	60	20	1	1	1-3
50	80	20	2	1	0-2
100	60	20	1	1	?
100	80	20	2	1	?

test#3.2





	writing every (msec)	#CU (Write)	#clients (Read)	#servers	#processes/ server	CPU load (%)
	20	80	20	1	4 (1 per core)	2-3
	20	80	40	1	4 (1 per core)	2-3
			40	1	4 (1 per core)	0


test#4













s4_hardware1_w20_m20_buff100000_rd12.log




The CHASS R&D activity



conclusions and future plans

motivated by the preliminary results and consistency of the overall design:

- start an R&D activity (funded by INFN CSN5) for completing system design and continue performance and stress tests of components
- continue tests on the field by adding CS components to Dafne&SPARC prototypes
- finalize the project as a candidate for the SuperB
 Control and DAQ System
- evaluate costs, man power and define time schedule





Memcached functional tests in two real contexts: the DAFNE Control System and the SPARC Control System

A. Stecchi

R. Ammendola

C. Bisegni

S. Calabrò

L. Catani

P. Ciuffetti

G. Di Pirro

L. Foggetta

G. Mazzitelli

F. Zani

INFN - LNF

INFN Roma-TV

INFN - LNF

LAL / INFN - LNF

INFN Roma-TV

INFN - LNF


INFN - LNF

LAL / INFN - LNF


INFN - LNF

INFN Roma-TV


The DAFNE Control System relies on many distributed VME embedded processors (the 3rd level)




Employing many point-to-point VME optical links, all the distributed processors contribute, with theirs RAMs, to the constitution of a common VME address space (the 2nd level)...




... that is available to the console applications (the 1st level)




The 3rd level at a glance




Each distributed CPU runs a LabVIEW® application that takes care of monitoring and controlling the devices under its responsability



The 3rd level at a glance






The control loop

- reads the devices by means of proper drivers
- for each device:
 - builds a data structure with the current values
 - updates the data structure in the local RAM

The idea: replace the 2nd level VME address space with the *Memcached* associative memory



at 2nd level
Memcached is employed instead of the VME address space

DEVIL

For the preliminary test on the DAFNE Control System, *Memcached* has been installed on a very basic machine:


Sun V20z
AMD Opteron 244 @ 1.8 GHz
2 GB RAM
Ethernet @ 100Mbps

The OS is Linux CentOS 5.5 (64 bit)

Memcached version 1.4.5 (latest stable) with 512 MB of RAM allocated


The modification has been applied to the element class ICE (Ion cleaning Electrodes)

In the 3rd level CPU a new LabVIEW routine for writing to memcached has been inserted




Besides a few initialization tasks, all the rest of the code stays unmodified.

This simple and localized change is sufficient for making the data available to Memcached.



Memcached


The first level reads the element data from Memcached and de-serializes it to restore the original element data structure.



LabVIEW routine for reading from Memcached

3. de-serialization

4. display




elemName 859504status setting 0
status readout 2
consoleName 0
errorMask 4
sysFlags
onLine
byFass
remote
busy
HV setting 0.00
HV readout 201.48
faults \$0 b0

1. Memcached connection

2. Memcached read

Preliminary measurements

data size: 64 bytes for packet read




fetch frequency ~ 100 Hz with no dependency on the number of fetching consoles (up to 7 in our test)

Memcached server load (measured with the top command) CPU: 0.3% - 0.7% memory: ~ 0.1%

An similar test has been carried out on the SPARC Control System

Memcached has been used for storing the beam spot image from a digital camera



- network: Ethernet @1 Gbps
- image size: 640x480@8 bit = 300 kByte
- measured fetch frequency: ~ 25 Hz with no dependency on the number of fetching consoles (up to 4 in our test)

Conclusions:

Memcached demonstrated to be very stable, and to have a low impact on the CPU load

Very good overall performance (Ethernet 100Mbps has been employed instead of 1 Gbps or even 40 Gbps Infiniband in the future...)

We are seriously considering the possibility to adopt Memcached for a real upgrade of the DAFNE & SPARC Control Systems

We are encouraged to go on with a deeper integration of CHAOS components in the DAFNE Control System