



## Sub-pJ-Operation Scalable Computing The PULP Experience

#### Davide Rossi<sup>1</sup>,


Antonio Pullini<sup>2</sup>, Igor Loi<sup>1</sup>, Francesco Conti<sup>1</sup>, Andreas Traber<sup>2</sup>, Michael Gautschi<sup>2</sup>, Andreas Traber<sup>2</sup>, Frank K. Gürkaynak<sup>2</sup>, Davide Schiavone<sup>2</sup>, Daniele Palossi<sup>2</sup>, Alessandro Capotondi<sup>1</sup>, Giuseppe Tagliavini<sup>1</sup>, Andrea Marongiu<sup>1,2</sup>, Germain Haugou<sup>2</sup>, Eric Flamand<sup>2</sup>, Luca Benini<sup>1,2</sup>

#### <sup>1</sup>DEI-UNIBO, <sup>2</sup>IIS-ETHZ



## **ETH** zürich Computing for the Internet-of-Things





	<b>ETH</b> zürich	IoT: Near-Sensor Processing			THE REAL PROPERTY OF THE REAL		
	Image	INPUT ( BANDWIDTH	COMPUTATION DEMAND	AL OUTPUT BANDWIDTH	COMPRESSION FACTOR		
	Tracking: [*Lagroce2014]	80 Kbps	1.34 GOPS	0.16 Kbps	500x		
	Voice/Soun	d					
	Speech: [*VoiceControl]	256 Kbps	100 MOPS	0.02 Kbps	12800x		
	Inertial						
	Kalman: [*Nilsson2014]	2.4 Kbps	7.7 MOPS	0.02 Kbps	120x		
•	Biometrics SVM: [*Benatti2014]	16 Kbps	150 MOPS	0.08 Kbps	200x		

Extremely compact output (single index, alarm, signature)


**Computational power of ULP µControllers is not enough** 

**Parallel worloads** 





**pJ/op** is traditionally the target of ASIC +  $\mu$ Controllers



#### Parallel + programmable + heterogeneous ULP computing 1mW-10mW active power






## **Near-Threshold Multiprocessing**



## **ETH** zürich **Minimum energy operation**



Source: Vivek De, INTEL – Date 2013




Near-Threshold Computing (NTC):


- **1.** Don't waste energy pushing devices in strong inversion
- 2. Recover performance with parallel execution

## ETH zürichNear-Threshold Multiprocessing





NT but parallel  $\rightarrow$  Max. Energy efficiency when Active + strong PM for (partial) idleness



### **SoC Architecture**

**ETH** zürich

LMA MATER STUDIORUM



PULPv1




				CHIP F	EATURES
				Technology	28nm FDSOI (RVT)
				Chip Area	3mm <sup>2</sup>
	BUS	TCDM		# Cores	4xOpenRISC
2	+ DMA			I\$	4x1kbyte (private)
				TCDM	16 kbyte
		BBMUXes		L2	16 kbyte
				BB regions	6
	PO	P1 P2	P3	VDD range	0.45-1.2V
		+ + I\$ I\$		VBB range	-1.8V - +0.9V
508AB102556				Perf. Range	1 MOPS-1.9GOPS
				Power Range	100 μW -127 mW
				Peak Efficiency	60 GOPS/W@0.5V*

ISSCC15 (student presentations), Hot Chips 15, ISSCC16 (paper+student presentation)

## **ETH** zürich **Mmory is the bottleneck**





#### **I**\$s + TCDM consume > 60% of total power!!!


## ULP (NT) Bottleneck: Memory



- "Standard" 6T SRAMs:
  - High VDDMIN

**ETH** zürich

- Bottleneck for energy efficiency
- Near-Threshold SRAMs (8T)
  - Lower VDDMIN
  - Area/timing overhead (25%-50%)
  - High active energy
  - Low technology portability
- Standard Cell Memories:
  - Wide supply voltage range
  - Lower read/write energy (2x 4x)
  - Easy technology portability
  - Major area overhead (2x)



#### 256x32 6T SRAMS vs. SCM







	CHIP FEATURES		
	Technology	28nm FDSOI (LVT)	
FLLS L1 MEM (SCM)	Chip Area	3mm <sup>2</sup>	
	# Cores	4xOpenRISC	
	I\$ (SCM)	4x1kbyte (private)	
L1 MEM (SRAM)	TCDM	32 + 8 Kbyte	
2	L2	64 kbyte	
	BB regions	10	
M CORES	VDD range	0.3-1.2V (0.45-1.2V)*	
	VBB range	0V-2V	
	Perf. Range	1 MOPS - 3.3 GOPS	
	Power Range	10μW - 480 mW	
	Peak Efficiency	193 GOPS/W@0.46V	

Taped out Nov. 2014!

#### **ETH** zürich


PULPv2



	[2]	[3]	[4]	[5]	This Work
Technology	CMOS 32nm	CMOS 28nm LP	FD-SOI 28nm flip-well	FD-SOI 28nm conventional-well	FD-SOI 28nm flip-well
Data format	2x 32-bit superscalar	4x 32-bit VLIW	32-bit	32-bit	32-bit
# of cores	1	1	1	4	4
I\$/D\$/L2	8K/8K/n.a.	16K/32K/256K	4K/4K/n.a.	1Kx4/16K/16K	1Kx4/48K/64K
Voltage range (SRAMs)	0.28V – 1.0V (0.5V – 1.0V)	0.6V - 1.05V	0.4V - 1.3V	0.44V – 1.2V (0.54V – 1.2V)	0.32V – 1.15V (0.45V – 1.15V)
Max frequency	915 MHz	1.2 GHz	2.6 GHz	475 MHz	825 MHz
Best power density	170 µW/MHz	58 µW/MHz	62 μW/MHz	65 μW/MHz	20.7 µW/MHz
Best performance	1.8 GOPS	3 GOPS	2.6 GOPS	1.8 GOPS	3.3 GOPS
Peak energy efficiency (MAX)	11.7 MOPS/mW @ 50 MOPS	43.1 MOPS/mW @ 230 MOPS	16.1 MOPS/mW @ 460 MOPS	60 MOPS/mW @ 25.6 MOPS	193 MOPS/mW @ 162 MOPS

## ETH zürich Near threshold FDSOI technology






Body bias: Highly effective knob for power & variability management!

#### Near Threshold + Body Biasing Combined


**ETH** zürich





State retentive (no state retentive registers and memories)
Ultra-fast transitions (tens of ns depending on n-well area to bias)
Low area overhead for isolation (3µm spacing for deep n-well isolation)
Thin grids for voltage distribution (small transient current for wells polarization)
Simple circuits for on-chip VBB generation (e.g. charge pump)

#### But even with aggressive RBB leakage is not zero!






#### PULPv3



#### FLLs + BBGEN + PMBs + Multiprobes



under test NOW!

CHIP FEATURES			
Technology	28nm FDSOI (RVT)		
Chip Area	3mm <sup>2</sup>		
# Cores	4xOR1ON		
I\$	4 kbyte (shared)		
TCDM	64 + 8 kbyte		
L2	128 kbyte		
BB regions	2 (SoC, Cluster)		
VDD range	0.4-0.7V		
VBB range	-1.8V - +0.9V		
Perf. Range	1 MOPS - 1.8 GOPS*		
Power Range	20μW - 5.6 mW*		
Peak Efficiency	387 GOPS/W@0.5V*		

\*Cluster, Estimated

## **Building PULP: silicon roadmap**




- Main PULP chips (ST 28nm FDSOI)
  - PULPv1


**ETH** zürich


- PULPv2
- PULPv3 (under test)
- PULPv4 (in progress)
- PULP development (UMC 65nm)
  - Artemis IEEE 754 FPU
  - Hecate Shared FPU
  - Selene Logarithic Number System FPU
  - Diana Approximate FPU
  - Mia Wallace full system
  - Imperio PULPino chip
  - *Fulmine* Secure cluster (Jan 2016)
- RISC-V based systems (GF 28nm)
  - Honey Bunny (Nov 2015)



- Sir10us
- Or10n
- Mixed-signal systems (SMIC 130nm)
  - VivoSoC
  - EdgeSoC (in planning)
- IcySoC chips approx. computing platforms (ALP 180nm)
  - Diego
  - Manny
  - Sid












## **Pushing Beyond pJ/OP**



## ETH zürich Recovering more silicon efficiency






**Closing The Accelerator Efficiency Gap with <u>Agile</u> Customization** 



Learn to Accelerate



 Brain-inspired (deep convolutional networks) systems are high performers in many tasks over many domains



CNN: 93.4% accuracy (Imagenet 2014) Human: 85% (untrained), 94.9% (trained)

#### [Karpahy15]




Image recognition [Russakovsky et al., 2014] Speech recognition [Hannun et al., 2014]

Flexible acceleration: learned CNN weights are "the program"




**ETH** zürich




pixel Act.<u>class</u>.

100%




## ETH zürich Origami: A CNN Accelerator





## ETH zürich CNNs: typical workload





Example: GoogLeNet [ILSVRC 2014 winner] ~7x10<sup>6</sup> parameters ~2.3x10<sup>9</sup> MAC operations on a 320x240 RGB image

Realtime (10 fps): ~23 GMAC/s performance


Realtime & Low-Power (10 fps @ 10mW): ~2300 GMAC/s/W efficiency

Origami core in 28nm FDSOI → GoogLeNet with ~10mW



**Fractal Heterogeneity** 





## **ETH** zürich **Pushing Further: YodaNN**<sup>1</sup>




- Approximation at the algorithmic side  $\rightarrow$  Binary weights
- BinaryConnect [Courbariaux, NIPS15]
  - Reduce weights to a binary value -1/+1
  - Stochastic Gradient Descent with Binarization in the Forward Path

$$w_{b,stoch} = \begin{cases} -1 & p_{-1} = \sigma(w) \\ 1 & p_1 = 1 - p_{-1} \end{cases} \qquad \qquad w_{b,det} = \begin{cases} -1 & w < 0 \\ 1 & w > 0 \end{cases}$$

- Learning large networks is still an issue with binary connect...
- Ultra-optimized HW is possible!
  - Power reduction because of arithmetic simplification
  - Major arithmetic density improvements
    - Area can be used for more energy-efficient weight storage
  - SCM memories for lower voltage  $\rightarrow$  E goes with 1/V<sup>2</sup>

## **ETH** zürich **SCM for Energy efficiency**





16x Energy efficiency improvement: 0.5pJ/OP →50GOPS/mW






#### **PULP** infrastructure: not only hardware...



#### **Using PULP: emulation**

**ETH** zürich









#### **Using PULP: emulation**







Board design is **open source** (part of **PULPino** release)

## ETH zürich Using PULP: toolchain support



#### Two toolchains:

- GCC 4.9
- LLVM 3.7





Transparent compiler support for most HW features:

- Hardware loops, Post-Increment, Register offset, MAC, vectorization...
- Bit-counting operations (1.ff1, 1.fl1, 1.cnt) supported through intrinsics
- All extensions can be disabled via compiler flags
- *libc* support (I/O based on semi-hosting)

Performance in industry standard benchmark:

- 2.37 CoreMark/MHz with GCC
- 2.16 CoreMark/MHz with LLVM



## **ETH** zürich **Using PULP: runtime support**




#### Full OpenMP v3.0 support:

- Optimized for performance and power with HW support (event unit + HW test-and-set)
- 4-core parallel region: **70 cycles**
- barrier: 25 cycles
- critical section: 60 cycles

**OpenVX** support on PULP virtual platform:


- Vision acceleration layer for mobile/embedded, C-based
- Application = Directed Acyclic Graph with data as linkage
- Khronos runtime running on host OR10N
- Kernels are parallized with OpenMP on PULP
- Automatic tiling and insertion of DMA transfers












## Using PULP: virtual platform





#### PULP Cluster

#### Virtual platform implementation:

- C++ for fast native simulation
- *Python* for instantiation + configuration
- SWIG is used to generate C++ stubs from Python
- Any ISS can be integrated (*or1ksim*, *gdb* simulator, *riscv* on-going)

#### Timing model:

- Fully-event based, instances can generate events at specific time
- Includes timing models for interconnects, DMACs, memories...

#### Simulation performance:

**ETH** zürich

- Around 1MIPS simulation speed
- Functionally aligned with HW
- Timing accuracy is within **10-20%** of target HW

#### **ETH** zürich **Using PULP: profiling & debug**

1 509 206

1 507 765

1 352 418

1 340 111

134 616

125 770

107 096

103 122

100 089

8Z 368

58 160

46 320

41 828

27 369

24 170

14 432

14 080

11 987

11 153

10 462

8 9 9 8

8981

8 2 2 5

5667

5 1 5 7




ALMA MATER STUDIORUM UNIVERSITÀ DI BOLOGNA

Profiling based on **KCachegrind**:

- Supports PC traces from RTL and virtual platform (FPGA emulator on-going)
- Several events can be catched (PC, cycles, I\$ miss, stalls...)

						4713	
	msec: 12,676.053		max msec: 16,600 (real time)				
	0 1.000 2.000 3	,000 4,000 5,000 6,00	0 7 000 8 0	00 9 000 1	0 00011 00	012 00013 00	
[0] PE(0, 0)		,000 1,000 5,000 0,00	0 1,000 0,0	00 9,000 1	0,00011,00	012,00013,00	
[3] PE(0, 3)					drider baland	same in the	
[2] PE(0, 2)					And any Level and	Junited Market	
[1] PE(0, 1)			Illin	n Millinna Millinn			
Name		Incl Real Til Incl Real T	Excl Real T	Excl Real T	Calls+Recu Calls/Tota	Real Time/C	
🛛 0 ompParallel		72.8% 41539.340	61.9%	35334.910	1108+0	37.490	
1 ompBarrier		34.5% 19656.800	34.5%	19656.800	7392+0	2.659	
		3.6% 2056.040	2 (0)	2056.040	224+0	9,179	




#### Debug with **GDB**:

- Supports RTL and virtual platform
- Uses a bridge to inject JTAG requests
- Main GDB features work (step-by-• step, breakpoints, introspection)
- Forked from *minsoc* project






#### (sub)-pJ/op computing platform - let's make it Open!





# ETHZ and UNIBO released PULPino





**ETH** zürich



# Thanks for your attention!!!

#### www.pulp-platform.org www-micrel.deis.unibo.it/pulp-project iis-projects.ee.ethz.ch/index.php/PULP

