

DIPARTIMENTO DI ELETTRONICA INFORMAZIONE E BIOINGEGNERIA



Versatile multi-channel CMOS front-end with selectable full-scale dynamics from 90 MeV up to 2 GeV for the readout of detector's signals in nuclear physics experiments

> Chiara Guazzoni on behalf of the FARCOS collaboration

> > Chiara.Guazzoni@mi.infn.i

IWM-EC 2018, International Workshop on Multi Facets of EoS and Clustering, Catania, May 22, 2018

1MW-EC 5079



L. Acosta^{b,a}, L. Auditore^g, C. Boiano^c, G. Cardella^a, A. Castoldi^{d,c}, M. D'Andrea^a, E. De Filippo^a, D. Dell' Aquilaⁱ, S. De Luca^g, F.Favela^a, F. Fichera^a, N. Giudice^{a,f}, B. Gnoffo^{a,f}, A. Grimaldi^a, C. Guazzoni^{d,c}, G. Lanzalone^{h,e}, F. Librizzi^a, I. Lombardoⁱ, C. Maiolino^e, S. Maffessanti^{d,c}, N. S. Martorana^{f,a}, S. Norella^g, A. Pagano^a, E. V. Pagano^{f,e}, M. Papa^a, T. Parsani^{d,c}, G. Passaro^e, S. Pirrone^a, G. Politi^{f,a}, F. Previdi^{l,c}, L. Quattrocchi^{f,a}, F. Rizzo^{f,e}, P. Russotto^e, G. Saccà^a, G. Salemi^a, D. Sciliberto^a, A. Trifirò^g, M. Trimarchi^g, M. Vigilanteⁱ

a. INFN, Sezione di Catania - Catania, Italy g. INFN, Gr. coll. di Messina e Dip. di Scienze MIFT Universita' di Messina b. Instituto de Física, Universidad Nacional Autónoma de México - Mexico City, Messina, Italy Mexico h. Facolta' di Ingegneria e Architettura, Universita' Kore - Enna, Italy c. INFN, Sezione di Milano, Milano, Italy i. INFN, Sezione di Napoli e Dip. di Fisica Universita' di Napoli Federico II d. Politecnico di Milano, Dip. Elettronica, Informazione e Bioingegneria Napoli, Italy e. LNS-INFN - Catania, Italy I. Universita' degli Studi di Bergamo, Dip. Ingegneria gestionale, f. Dipartimento di Fisica e Astronomia, Universita' di Catania - Catania, Italy dell'informazione e della produzione, Bergamo, Italy INFN in the framework of the NEWCHIM experiment The FARCOS project is funded by





Outline

- Motivation of the work
- □ The designed front-end:
 - architecture
 - designed ASIC
 - front-end board
 - slow control
- □ ASIC experimental qualification
- Use as FARCOS frontend electronics and coupling with the GET DAQ
- On-beam tests

POLITECNICO MILANO 1863

Conclusions and outlook





Motivation of the work

□ With the advent of radioactive beams the nuclear physics community is active in developing novel experimental methods and instruments coping with beam characteristics to extract spectroscopic information and study novel nuclear reaction mechanisms.

□ Nuclear particle physics instrumentation today require a **full cover of the available phase space** with good efficiency, angular, energy and particle identification capabilities.

□ From the detector standpoint this fact pushes towards the use of multi-channel detectors with moderately fine pitches. In addition different types of detectors in very close geometry around the target are required, often operating in vacuum.

□ The **tendency** is **towards Digital Pulse Shape Acquisition** – a powerful technique that opens the way to fully exploit the information encoded in the detector output response.

multi-channel, low-power, compact readout electronics is mandatory, pushing towards the integration of the front-end electronics in CMOS technology





Design specifications

one design "fits-all", suitable to readout:

- a large variety of detectors with output capacitance in the range 10 pF - 200 pF
- signals of both polarities to ease spare management and reduce costs.
- suitable for pulse shape technique: front-end amplifies the whole signal waveform without amplitude and shape distortion.
- □ digitally selectable full-scale energy range at 0.5% INL: 90 MeV, 200 MeV, 350 MeV, 500 MeV and 2 GeV to cope with different experimental requirements.
- □ static power consumption of about 10 mW/channel.
- □ single-channel ASIC or multi-channel ASIC of 8 or 16 channels to cope with different detector types.
- zero-capacitance 20%-80% rise time below 10 ns to cope even with fast charge collection times.





POLITECNICO MILANO 1863

Architecture of the designed frontend



□ charge preamplifier configuration

- DC coupled or AC coupled, with external capacitor and biasing resistor
- **d** telescopic cascode architecture
- independent biasing of the first branch to cope with the requirement of a single chip to readout both signal polarities
- different feedback networks:
 - external feedback resistor
 - on-chip MOS transistor
- selectable feedback capacitance & adjustable compensation network
- limited power dissipation (<10mW/ch): first transistor in moderate-weak inversion



C. Guazzoni, "Versatile multichannel CMOS front-end with selectable fullscale dynamics from 90 MeV up to 2 GeV for the readout of detector's signals in nuclear physics experiments" 2018 IWM – EC, Catania, May 22, 2018

6

Designed multi-channel ASIC



- □ The chosen **technology** is the **ams CMOS C35B4C3** (3.3 V supply voltage, 0.35 µm minimum feature size, 4 metal layers, high resistivity poly, poly precision capacitors)
- \Box A complete stand-alone channel is 1000 μm wide and 370 μm long, including all needed services.
- The designed preamplifier can be used to assemble **multi-channel chips**, at present **up to 16-channel ASICs** have been designed and tested with an occupied area that can be as low as 5270 μ m × 1000 μ m.
- Each chip foresees additional services, like an on-chip pulser, a channel-by-channel test signal injection system and a temperature monitor.



POLITECNICO MILANO 1863



Front-end board



- A custom designed 8-layer PCB houses two (16 + 1) channel ASICs and reads out 32+2 detector channels (e.g. one DSSSD side and of one/two CsI(Tl) in the case of the FARCOS telescopes).
- Differential line drivers (ADA 4940) drive the signals coming from the ASIC towards the output of the vacuum chamber.
- Hi-Density right-angle open-pin-field connectors (Samtec SEAF-30-01-L-06-1-RA-TR) interconnect the motherboard with the slow control board. Other input/output connectors are possible.
- □ A dedicated calibration circuitry is placed on the front-end board in order to ease the debug and the calibration of the full system during mounting and data taking. The full calibration routine as well as the telescope slow control is handled by a microcontroller placed on the slow-control board.
- □ The ASIC supply voltages are generated locally on board to minimize disturbances.





Front-end Slow Control



- □ Monitor ASIC and board temperature.
- □ Sets all the ASIC control bits.
- Provides input test signals according to a given pattern for system calibration.
- A master microcontroller outside the vacuum chamber and communicating via IEEE 485 (through opto-couplers) to the host PC and to each slow control board oversees the slow control system.
- The local cluster slow control is based on the microcontroller housed on the slow control board. The microcontroller communicates via I²C to the DAC and the port expander present on each PCB.
- All microcontrollers are in sleep mode during measurement to prevent pick-ups from the digital section. Each DAC at the end of the calibration phase is powered down. The port expander keeps the bit assignment when the microcontroller enters the sleep mode.



ASIC experimental qualification

- We fully characterized different versions of the chip standalone, with a detector-like input load capacitance and coupled with different detectors prototypes:
 - 300 μm thick DSSSDs BB7 design provided by Micron Semiconductor Ltd.
 - 1500 μm thick DSSSDs BB7 design provided by Micron Semiconductor Ltd
 - 1.8 × 1.8 cm², 300 µm thick Silicon PIN diode provided by Hamamatsu (S3204-08), optically coupled with a 3.2 × 3.2 cm², 6 cm thick CsI(Tl) scintillator crystal.
 - 1 cm², 300 µm thick Silicon PIN diode provided by Hamamatsu (S3590-09)



Photograph of one 300 µm thick DSSSD - BB7 design.

OLITECNICO MILANO 1863



3D rendering of a CsI(Tl) scintillator crystal.





ASIC experimental qualification - Rise/Fall Time



measured with 65 pF input capacitance (300 μm DSSSD - BB7 design)



increases as signal amplitude is increased

- up to 500 MeV dynamic range rise time below 20 ns & no slew rate limitation
- at 2 GeV (falling edge) rise time below 30 ns
- slope dependent on level of compensation capacitance needed
- versatile frontend for input capacitances in the range 10pF - 220pF



₹₩₩

POLITECNICO MILANO 1863



ASIC qualification - Integral-Non-Linearity



- for every input signal amplitude, the integral-nonlinearity is computed as the maximum deviation from the linear LSQ fit up to the considered amplitude
- integral-non-linearity assessed both via electrical injection and verified up to more than 500 MeV with a pulsed 3 MeV proton beam with variable bunch multiplicity (from 1 proton up to more than 200 protons) at the DeFEL beamline of LaBeC, INFN, Firenze (Italy).

ASIC qualification - Integral-Non-Linearity

Junction Side





7.7 keV FWHM (pulser) measured in the lab with 300 μm BB7 DSSSD (junction side strips, ext. resistor feedback, 90 MeV dynamic range)



POLITECNICO MILANO 1863



resistive feedback (junction side)

□ MOS feedback (junction side)



 \blacksquare 300 μm BB7 DSSSD illuminated with a mixed nuclei α source at the DEFEL beamline at LaBeC, INFN, Firenze, Italy.

 \Box all channels in operation (4 × 16 channels ASICs).







 $1 \text{cm}^2 300 \mu \text{m}$ thick Si photodiode



□ Collected spectrum of a ¹³³Ba source measured with the proposed frontend and a **1 cm² photodiode** (Hamamatsu S3590-09) **at room temperature**. The output signal is shaped with a 5th order pseudo-Gaussian shaper at 1 μ s shaping time.

☐ The achieved energy resolution at the Cs-Ka line is 7.8 keV FWHM.







179 keV FWHM measured in the lab at the ²⁴¹Am α line with CsI(Tl) scintillator 6 cm thick coupled with 1.8 cm × 1.8 cm PD (ext. resistor feedback, 90 MeV dynamic range)











The FARCOS frontend electronics









Coupling with the GET backend electronics



POLITECNICO MILANO 1863

On-beam tests: experimental setup w/ FARCOS





POLITECNICO MILANO 1863



□ CsI(Tl) crystals located at the same angle on the opposite side.

300 un

DSSSE

1500 μm DSSSD

- February 2017, test beam at the Laboratori Nazionali del Sud in Catania.
- Setup in CT-2000 chamber, placed at the end of the 60 degree beamline. frontend electronics and the
- □ Tandem ¹⁶O beam at 88 MeV impinged on different targets: LiF, Au, C, Ni.
- \Box mixed nuclei radioactive α source permanently located inside the vacuum chamber







Sketch of the experimental configuration with the different detectors, the rontend electronics and the two different DAQs.

On-beam tests: Energy Resolution



- measured mixed nuclei α source energy spectrum at one of the 300 μ m thick DSSSD channel as acquired with the 14 bits DAQ.
- energy resolution mainly limited by the line broadening within the radioactive source.



POLITECNICO MILANO 1863



On-beam tests: $\Delta E-E$





On-beam tests: Energy - Rise Time



- Preliminary Energy Rise Time identification plot for one strip of the 300 μ m thick DSSSD (front injection) in the case of a 88 MeV ¹⁶O beam impinging on a LiF target
- The output of the charge preamplifier has been fast (100 MSps) digitized at 12/bit with the GET electronics and digitally filtered.
- Performance limited by non adequate filter shape.

POLITECNICO MILANO 1863





Conclusions and outlook

- We developed a compact and versatile multichannel CMOS front-end with electronically selectable full-scale energy range from 90 MeV up to 2 GeV for the readout of detector's signals in nuclear physics experiments.
- ✓ A built-in pulser accounts for system debugging and calibration.
- ✓ A single ASIC design reads out signals of both polarities, from different detector types (pn diodes, DSSSDs of different thicknesses, scintillators coupled with photodiodes...) with output capacitances in the range 10pF - 220pF.
- ✓ Measured performance:

LITECNICO MILANO 1863

rise-time 20%-80% ≤ 20ns up to 500 MeV full-scale energy range,

30 ns up to 2 GeV full-scale energy range

- INL < 0.5% over different energy full scale ranges up to 2 GeV</p>
- energy resolution (coupled with the BB7 300μ m thick DSSSD)
 - 10 keV FWHM at 90 MeV full-scale energy range
 - ≤ 15 keV FWHM at 500 MeV full-scale energy range
 - Section 34 keV FWHM at 2 GeV full-scale energy range
- power consumption \leq 10mW/ch
- ✓ 32-channel front-end board ready to use
- $\checkmark\,$ The designed frontend will readout all the FARCOS channels:
 - DSSSD: (20 telescopes × 2 layers × 32 channels/side × 2 sides) = 2560 channels
 - CsI(TI): (20 telescopes × 4 CsI(Tl)) = 80 channels





Acnowledgement

- Andrea Capsoni and mechanical workshops of INFN, Sezione di Milano and Sezione di Catania
- Luca Carraresi for the collaboration at the DeFEL beamline
- Federica Chiodaroli for the 2 GeV dynamics qualification
- Mauro Citterio, Fabio Manca and Fabrizio Sabatini for the bonding of the motherboard batch
- Federico De Benedetti for the flange design and the interconnections and biasing
- Pengfei Chang and Francesco Pinzin for the 256 differential to single ended antialiasing amplifiers
- Sergio Masci for the careful bonding of many detector/ASIC prototypes
- Filippo Riccio for the 14-bit DAQ development
- Dario Romeri for the slow control system development
- Andrea Rossetti for the integral-non linearity measurements
- Vincenzo Sicari for the patchPanel design
- Pietro Zambon for the detector qualification
- And many others







Backup slides





Motivation of the work

□ With the advent of radioactive beams the nuclear physics community is active in developing novel experimental methods and instruments coping with beam characteristics to extract spectroscopic information and study novel nuclear reaction mechanisms.

□ Nuclear particle physics instrumentation today require a full cover of the available phase space with good efficiency, angular, energy and particle identification capabilities. From the detector standpoint this fact pushes towards the use of highly-segmented detectors with moderately fine pitches. In addition different types of detectors in very close geometry around the target are required, often operating in vacuum. Therefore multichannel, low-power, compact readout electronics is mandatory, pushing towards the integration of the frontend electronics in CMOS technology.

□ The tendency is towards Digital Pulse Shape Acquisition - a powerful technique that opens the way to fully exploit the information encoded in the detector output response. The resolution in charge and mass separation and the energy threshold achievable with a chosen pulse-shape processing technique are strictly related to the physical properties and to the topology of the detector, to the experimental setup (i.e. front-side or reverse-side mounting) as well as to the type (i.e. charge-sensing or current-sensing) and performance of the analogue front-end.

□ The key feature to preserve the fast rise time of the preamplifier output and the signal integrity over meter long connections from inside the vacuum chamber to the backend electronics is to feed a differential output to shielded differential pairs.





CO MILANO

Existing competitors:

LASSA



B. Davingtoglob Nucl Instrum. Methua vol 473 pp1302-318, 2001.

- array for detecting isotopically resolved intermediate mass fragments (IMF: 3<=Z<=10) and light charged particles (LCP: Z<=2).
- 5 cm x 5 cm 65 µm passivated silicon detector (16 strips), backed by a 500 µm detector (16 front strips and 16 back strips) of the same area and by 4 x 6 cm thick CsI(Tl) crystals with photodiode readout.
- nine telescopes in a 3x3 arrangement



HiRA

3<=Z<=10) and light charged particles (LCP: Z<=2).

- 6.2 cm x 6.2 cm 65 µm silicon detector (32 front strips + 32 back strips), backed by a 1500 µm detector (32 front strips and 32 back strips) of the same area and by 4 x 4 cm thick CsI(Tl) crystals with photodiode readout.
- 20 telescopes in a modular arrangement

MUST & MUST II



- array for detecting light charged particles (LCP: Z<=2).
- 100 mm × 100 mm 300 µm silicon detector (128 front strips + 128 back strips), backed by a 4.5 mm Si(Li)detector (2 pads of 2 mm x 4 mm) and by 16 x 4 cm thick CsI(Tl) crystals with photodiode readout.



POLITECNICO MILANO 1863



Our goal: the final FARCOS system







- 2 DSSSD layers \rightarrow 2560 readout channels - CsI(Tl) calorimeters \rightarrow 80 readout channels

- High energy- and angularresolution
- Wide solid angular coverage,
- Low identification thresholds
- Wide dynamic range
- High stopping power
- Simple, versatile, modular and transportable geometry
- LCPs and IMF identification in A, Z, E, T also for fragments stopping in the 1st stage



POLITECNICO MILANO 1863



FARCOS cluster



- custom designed flexi-rigid frame houses each DSSSD
- 4 custom motherboards coupled with Al plates by means of thermal pad form the mechanical walls
 of the cluster and house the frontend ASICs, the line drivers and the local slow control.
- patch panel acting as the rear side of the cluster hosts the output connectors



POLITECNICO MILANO 1863

INFN

FARCOS Detection Layers



2 x DSSSD



- DSSSD, made by MICRON Semiconductor Ltd on a standard design (BB7)
- mounted on a custom flexi-rigid carrier to minimize dead are and improve signal integrity.
- 2 mm strips 32 strips on the front side and 32 strips on the back side.
- Front-side gap: 25 μm, back-side gap 40 μm
- Kapton cables directly attached to the flexi-rigid carrier.

• 4 × CsI(Tl)



- ✓ highly homogeneous CsI(Tl) crystals, made by SCIONIX, with Tl concentration of the order of 1200 to 1500 ppm with a tronco-pyramidal shape
- \checkmark each crystal wrapped with 0.12 mm thick white reflector including 50 micron of aluminized Mylar
- \checkmark entrance window composed by 2 μ m thick aluminized Mylar with a density of 0.29 g/cm²
- ✓ output light read out by a Hamamatsu 18×18 mm PIN diode S3204-08, attached to the rear face of each crystal.



POLITECNICO MILANO 1863



FARCOS Frontend Electronics - ASIC



•	ams 0	.35	um	C35B4C3	techno	logy
---	-------	-----	----	---------	--------	------

- one design fits all: single core topology reads out signals from all FARCOS detectors
- 16-ch CSA for DSSSD readout
- 2-ch CSA for CsI(Tl)+PD readout
- on-chip pulser
- channel-by-channel test signal injection
- temperature monitor

G	FSR (MeV)	Sensitivity (mV/MeV)	Sensitivity (mV/pC)	Feedback capacitance (pF)
0	90	11.11	250	4
1	200	4.44	100	10
2	350	2.78	62.50	16
3	500	2.02	45.45	22
4	2000	0.49	11.11	90

35



POLITECNICO MILANO 1863



Front-end Slow Control - ASIC Control Bits

Bit Name	Action	Description		
G0	sensitivity selection, bit 0			
G1 sensitivity selection, bit 1		selection of the ASIC sensitivity for 5 different dynamic ranges.		
G2	sensitivity selection, bit 2			
C0	compensation selection, bit 0			
C1	compensation selection, bit 1	_		
C2	compensation selection, bit 2	selection of the ASIC compensation configuration for all channels.		
C3	compensation selection, bit 3	_		
C4	compensation selection, bit 4			
pulser_PD	pulser circuit power down	pulser circuit power down signal		
		selection between TEST MODE (test signal fed to the integrated analog demux to pulse on a channel-by-channel basis, with fixed amplitude) and CALIBRATION MODE (on-chip pulser output fed to		
Test/Calibration	test or calibration mode selection	the external pulsing network with selectable amplitudes)		
ch_sel0	test channel selection, bit 0			
ch_sel1	test channel selection, bit 1	_		
ch_sel2	test channel selection, bit 2	TEST MODE ASIC channel coloction		
h_sel3 test channel selection, bit 3				
ch_sel4	test channel selection, bit 4			
ch sel5	test channel selection, bit 5			







range)excellent γ ray sensitivity



POLITECNICO MILANO 1863



27 C. Guazzoni, "Versatile multichannel CMOS front-end with selectable fullscale dynamics from 90 MeV up to 2 GeV for the readout of detector's signals in nuclear physics experiments" 2018 IWM – EC, Catania, May 22, 2018

1000

1200 1400

ADC bins

1800

1600

2000

2200

600

400

800

FARCOS Interconnections

Detector - Motherboard



DSSSD custom-designed flexi-rigid frame

Kapton featuring ground plane for shielding

- Molex 52991-0708 connectors on the flexirigid frame
- Molex 52991-0708 connectors on the motherboard

PatchPanel - Backend

- 5m long + 5m long Samtec 0.80 mm Edge Rate® Edge Card Twinax Cable Assembly:
 - ECDP-32-190.0-L1-L2-1-3 32 differential pairs for DSSSDs
 - ECDP-08-190.0-L1-L2-1-3 8 differential pairs for CsI(TI)
- FischerConnectors 105 CoreSeries cables and connectors for power (one cable for cluster) and slow control
- Custom-designed vacuum flange with interconnections for two clusters



Motherboard - PatchPanel

POLITECNICO MILANO 1863



- Samtec SEAF-30-01-L-06-1-RA-TR High-Speed High-Density Open-Pin-Field Array Socket on the motherboard
- Samtec SEAM-30-02.0-L-06-1-A-K-TR High-Speed High-Density Open-Pin-Field Array Terminal on the patchPanel

38



On-beam tests: Fast - Slow



POLITECNICO MILANO 1863

- Preliminary Fast Slow identification plot for one CsI(Tl) scintillator crystal in the case of a LiF target as acquired with the 14 bits DAQ.
- Resolution limited by the non optimized differential to single ended receiver used for the CsI(Tl) + PD readout.

2018 IWM - EC, Catania, May 22, 2018

C. Guazzoni, "Versatile multichannel CMOS front-end with selectable fullscale <u>dynamics from 90 MeV up</u> to 2 GeV for the readout of detector's signals in nuclear physics experiments"

39

FARCOS Frontend Electronics - Energy Resolution



resistive feedback (junction side)

 $\checkmark\,$ 300 μm DSSSD illuminated with a mixed nuclei α source at the beamline

- \checkmark all channels in operation (4 ASICs)
- $\checkmark\,$ 7.7 keV FWHM (pulser) measured in the lab with 300 μm DSSSD



MOS feedback (junction side)

FARCOS Frontend Electronics - Energy Resolution

300µm DSSSD - Junction Side Strips



POLITECNICO MILANO 1863

INFN

C. Guazzoni, "Versatile multichannel CMOS front-end with selectable fullscale dynamics from 90 MeV up to 2 GeV for the readout of detector's signals in nuclear physics experiments" 2018 IWM – EC, Catania, May 22, 2018

41

Exp qualification - RiseTime, Negative polarity



NFN

POLITECNICO MILANO 1863

42

Exp qualification - Positive Output Polarity

NFN

POLITECNICO MILANO 1863



C. Guazzoni, "Versatile multichannel CMOS front-end with selectable fullscale dynamics from 90 MeV up

2018 IWM - EC, Catania, May 22, 2018

to 2 GeV for the readout of detector's signals in nuclear physics experiments"