Indium bonding @Selex


G.Alimonti, INFN Milano

Same technology used for about half the Atlas Pixel Detector modules but:


- For IBL: larger (~19x20 mm² instead of 7x11 mm²) and thinner (100 µm) chips with one order of magnitude more bumps (26880 instead of 2880)
- For ATLAS upgrade: higher (x5) density bumps due to a smaller pixel size

Outline:

- Results with planar and 3D sensors
- Next steps





Tests performed at Genova by G. Darbo, C. Gemme & A. Rovani



Results

IBL did not use Indium BB; nevertheless modules produced with 18.8 x 20.2mm² FE-I4 read-out chips thinned down to 100 µm have shown that the Selex indium bump bonding process can be used both with planar and 3D sensors, provided a stress relief process is applied after thinning and the flip-chip step is slightly modified allowing the working temperature to go below 50°C before releasing the pressure.





Development of Indium bump bonding for the ATLAS Insertable B-Layer (IBL)

G Alimonti et al 2013 JINST 8 P01024 doi:10.1088/1748-0221/8/01/P01024


BB Technical Aspects

	Layer 1	Layer 2, 3, 4, rings
Module type	Double (single 3D)	Quad
Sensor Thickness	100 μm (???)	150 µm
Module area	3.8 ÷ 7.6 cm ²	15 cm ²
FE thickness	≤ 150 µm	≤ 150 µm
Detector area (produced mod.)	0.4 m ²	14.5 m ²
BUMP-BONDING SPECS		
Bump-pitch	50 μm	50 μm
Metal pad diameter	18 µm	18 µm
Bump-opening	12 µm	12 µm
No. bumps / FE	120 ÷ 150 k	120 ÷ 150 k
BUMP_BONDING COST		
BB cost / cm ²	45 €	40 €
BB cost total	200 k€	5800 k€

Specific Requirements for 3D

For 3D sensors layout is very critical with new geometries:

- Is it possible any optimization of the bump pads and bump dimensions?
- Default pad metal is 18 μm diameter and passivation opening 12 μm.
- Any micron gained in the metal would make safer the layout of the 3D sensors (increase distance between opposite sign electrodes: p-type and ntype columns
- Would it be possible to place the bump on top of the n-type (or p-type) columns? See next slide.



Bumps on columns √ 50x50 (1E) Bump on Bumps on p-columns n-column Bumps on n-columns Bumps on p-columns p- HR wafer p⁺⁺ LR wafer n-poly oxide metal passivation p-poly bumps 25x100 (2E) Ref.: G.-F. Dalla Betta, The INFN-FBK "Phase-2" R&D Program, PM2015

Next steps (1)

- Selex is upgrading its assembly line to process 6" wafers (4" and 8" up to now) Done.
- FBK has just upgraded its production line to 6" wafers (4" up to now)



The first step is to produce "standard" modules (unthinned FE chips bonded to "known" FBK sensors) to test both Selex and FBK new lines

Two 6" sensor wafer ready for deposition: planar and 3D modules will soon be assembled

Next steps (2)

After testing the two upgraded lines, modules can be assembled for new developments:


- Test new 3D sensors from FBK, producing modules with unthinned FE chips First production by the end of 2015 will also test the "bump on column" solution
- Assemble several modules with known sensors and 100 µm FE chips to validate the thin module production (few modules produced up to now) Will be done after positive (hopefully) results from planar modules being assembled now

Next steps (3)

A final step (can be done in parallel) is to assemble dummy modules with higher density (x5) bumps to investigate future module productions




Design, produce and measure resistivity bump chains dummies with high density bumps Order for 8 dummy wafers placed at FBK and masks are being designed with different bump and openings size.



Back up slides

Bumps on n-columns




The indium bump-bonding technique is a two-step process:

- bump deposition on both the silicon sensor and the IC wafers
- the flip-chip assembly

In the first process the indium bumps evaporated through a polyimide mask are about 9 µm tall with a defect rate, measured by optical inspection, on the order of 10⁻⁵.

The UBM process is very simple: after plasma activation, about 10 nm of chromium are deposited just before indium is evaporated in the same vacuum cycle, with the temperature never exceeding 50°C.



In the second step a cycle with controlled temperature and pressure allows the bumps to establish the electrical and mechanical connections. The resulting connection has an height of about 12 µm and a diameter of about 20 µm.


The critical parameters for the bonding process are the larger size of the read out chip, together with the requirement of a thin chip.

Possible origin of problems for the hybridization step are:


- handling of such a thin and large chip
- planarity with respect to the sensor during flip-chip
- deformations coming from internal stress of the chip and/or working temperature during the bonding step


Potential advantages of the Indium bonding process are:

- a low (90°C) maximum working temperature
- a very simple one-step Under-Bump Metallization
- the pick-up tool with the applied bonding pressure is a natural support to prevent chip deformation when working with very thin dies



ENC measurements and Am²⁴¹ source hit-map of modules assembled using a planar (left) or a 3D sensor with a non thinned (725 µm) FE-I4a






The detection of an Am²⁴¹ source shows no problem in the modules. The shadows seen in the 3D module are coming from SMD components, which are loaded on the flex circuit glued above the module and attenuating the Am²⁴¹ gamma rays.


Good results are coming also from modules assembled with a planar sensor and a FE-I4a thinned to 200 μm . This is already an important step from the level reached for the ATLAS pixel production: the read out chips have about the same thickness but now have a much larger area that is a critical parameter for the indium bonding process.

- No pixel masked
- < 20 pixels not responding



Problems are first seen going to 100 µm thinned FE-I4a.

Areas of missing connections are clearly visible in the module: the fact that missing contacts are not on the border of the chip (could be originated by handling) and are present on different modules, points to a bonding problem.




A deformation of the chips thinned to 100 µm had been already observed before bonding and this is thought to be the origin of the problem. Such a behavior is considered to be normal by people involved in thinning and dicing processes and originated by the different metal layers (8 for the FE-I4a) used to build the chip itself.

A stress relief step after thinning has been suggested to reduce the deformation.

This step, applied on the wafer back side, proved to be more difficult than expected due to the presence of a polyimide layer on the wafer front side to protect the indium bumps. Three stress relief processes have been tested: two gave good results.

Chemical Mechanical Process (CMP) with a maximum temperature of 35°C

The wafer is mounted on a rotating carrier head and pushed against a rotating pad with a colloidal silica dispensed between the two. The colloidal silica (slurry) etches the silicon surface and polishes the wafer. The pressure between the wafer and the pad, and the rounds per minute (RPM) in which the carrier head and rotating platen spin, determine the removal rate and temperature control.




Dry polishing step, with the maximum working temperature not exceeding 90°C

A proprietary process, a specially developed polishing wheel containing non-diamond grit, is rotating in direct contact with the wafer and uses no chemical, slurry or water.

Furthermore, a modification has also been done in the bonding process to exploit the support provided by the the pickup tool that holding the thinned chip to a flat surface and applying a uniform pressure, is a natural support to flatten the deformed chip. Indium bonds at 90°C are still very weak (indium melting temperature is 156°C): after the flip-chip step (42 s at 90°C), the 160N force is not immediately released but is now kept until the assembly temperature cools down to 50°C.

Indium connections are then stronger and keep better in shape (flat) the bonded chip.



After these improvements results are very good for 100 µm thinned FE-I4a too, and similar to the non thinned or 200 µm thinned FE-I4a that do not require any stress relief process. Even if chips worked with the CMP process are better looking (showing a mirror like back side) than the chips worked with the polishing step, results on the modules do not show any significant difference.

