Front End Electronics for the SuperB IFR prototype and detector development

Istituto Nazionale di Fisica Nucleare
Sezione di Ferrara

- Roberto Malaguti (malaguti@fe.infn.it)
Front End Electronics for the SuperB IFR prototype and detector development

Summary

- Front end electronics R&D and test results
- Outline of readout electronics for the SuperB IFR prototype
- Outline of readout electronics for the SuperB IFR detector: TIMING mode readout
- Outline of readout electronics for the SuperB IFR detector: BINARY mode readout
- Outline of readout electronics for the SuperB IFR detector: summarizing
SiPM & MPPC detectors

PRO:
- Low working voltage (30 ~ 70V) compared to Photomultiplier or Hybrid Photodiode.
- Good time resolution.
- High gain.
- Insensitivity to magnetic field.
- Low dimension.
- Low price.

CON:
- High dark noise
Dark count vs. temperature

SiPM under test

Discriminator & counter

Amp.

Temperature regulator

Oscilloscope

12345....
Dark count vs. temperature
MPPC Hamamatsu mod. S10362-11-100U.

The Bias voltage was regulated to keep the MPPC gain constant when varying the temperature. Count threshold was set at 0.5 photoelectrons.
The counts halve when the temperature goes from 25° to 10°.
Dark count vs. temperature

SiPM FBK (Fondazione Bruno Kessler) sensor area 1x1mm² cell size 40x40um².

The Bias voltage was regulated to keep the SiPM gain constant when varying the temperature.
Count threshold was set at 0.5 photoelectrons.
The counts halve when the temperature goes from 25° to 10°
Front End Electronics for SiPM: prototype development and design outline

Four different front-end configuration were tested:

1) THS4303 as inverting amplifier
2) THS4303 as NON inverting amplifier
3) MMIC BGA2748
4) AD8009 as inverting amplifier
Front End Electronics for SiPM: prototype development and design outline

1) Texas Instruments THS4303 as inverting amplifier

- Fixed Closed-Loop Gain Amplifier
  - $10 \, \text{V/V (20 dB)}$
- Wide Bandwidth: 1.8 GHz
- High Slew Rate: $5500 \, \text{V/\mu s}$
- Low Total Input Referred Noise: $2.5 \, \text{nV/\sqrt{Hz}}$
- Low Distortion

NOTE: Reading the cathode is mandatory for best timing performance since, for SiPM under test, the node is connected to the case — high stray capacitance / EMI pick up at anode.
Front End Electronics for SiPM: prototype development and design outline

1) THS4303 as inverting amplifier
   • Noise = 12mV Pk-Pk
   • Single Photo-electron = 26mV
   • Signal/noise ratio = 2.16
Front End Electronics for SiPM: prototype development and design outline

2) Texas Instruments **THS4303 Non inverting amplifier**

![THS4303 Non inverting amplifier schematic](image)

**SMALL SIGNAL FREQUENCY RESPONSE**

![Frequency response graph](image)
2) THS4303 Non inverting amplifier
- Noise = 32.3mV Pk-Pk
- Single P.e. level = 80mV
- S/N ratio = 2.47

- the signals shown were picked up after a differential to single-end stage and so they are little bigger and a little slower than the signals for the THS4303 inverting configuration
Front End Electronics for SiPM: prototype development and design outline

3) MMIC BGA2748

NXP Silicon Monolithic Microwave Integrated Circuit (MMIC)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_s$</td>
<td>DC supply voltage</td>
<td></td>
<td>3</td>
<td>4</td>
<td>V</td>
</tr>
<tr>
<td>$I_s$</td>
<td>DC supply current</td>
<td></td>
<td>5.7</td>
<td>–</td>
<td>mA</td>
</tr>
<tr>
<td>$</td>
<td>S_{21}</td>
<td>^2$</td>
<td>insertion power gain</td>
<td>$f = 1$ GHz</td>
<td>21.8</td>
</tr>
<tr>
<td>$N_f$</td>
<td>noise figure</td>
<td>$f = 1$ GHz</td>
<td>1.9</td>
<td>–</td>
<td>dB</td>
</tr>
<tr>
<td>$P_{L_{sat}}$</td>
<td>saturated load power</td>
<td>$f = 1$ GHz</td>
<td>–2.3</td>
<td>–</td>
<td>dBm</td>
</tr>
</tbody>
</table>

Typ Gain 21.6 dB @ 1 GHz
NF = 1.9 dB
3) BGA2748 MMIC wide band amplifier
- Noise = 6.9mV Pk-Pk
- Single P.e. level = 17mV
- S/N ratio = 2.46
4) Analog Device AD8009

Inverting amplifier

**FEATURES**

- **Ultra high Speed**
  - 6,600 V/μs Slow Rate, 4 V Step, G = +2
  - 545 ps Rise Time, 2 V Step, G = +2

- **Large Signal Bandwidth**
  - 440 MHz, G = +2
  - 320 MHz, G = +10

- **Small Signal Bandwidth (-3 dB)**
  - 1 GHz, G = +1
  - 700 MHz, G = +2

- Settling Time 10 ns to 0.1%, 2 V Step, G = +2

- **Low Distortion over Wide Bandwidth**
4) **AD8009 Inverting amplifier**
- Noise = 10mV Pk-Pk
- Single P.e signal = -31mV
- S/N ratio = 3.1
<table>
<thead>
<tr>
<th>Type</th>
<th>Noise</th>
<th>Single P.e.</th>
<th>S/N ratio</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>THS4303 inv</td>
<td>12mVpp</td>
<td>26mV</td>
<td>2.16</td>
<td>Sometime instable..</td>
</tr>
<tr>
<td>THS4303 non inv</td>
<td>32.3mVpp</td>
<td>80mV</td>
<td>2.47</td>
<td>Good signals amplitude</td>
</tr>
<tr>
<td>MMIC</td>
<td>6.9mVpp</td>
<td>17mV</td>
<td>2.46</td>
<td>Faster</td>
</tr>
<tr>
<td>AD8009</td>
<td>10mVpp</td>
<td>31mV</td>
<td>3.1</td>
<td>Slower</td>
</tr>
</tbody>
</table>
Front End Electronics for the SuperB IFR prototype and detector development

Summary

• Front end electronics R&D and test results
• **Outline of readout electronics for the SuperB IFR prototype**
  • Outline of readout electronics for the SuperB IFR detector: TIMING mode readout
  • Outline of readout electronics for the SuperB IFR detector: BINARY mode readout
  • Outline of readout electronics for the SuperB IFR detector: summarizing
SuperB-IFR prototype readout electronics (baseline):

- **"IFR_ABC"**: sensor amplification, bias-conditioning, discrimination
- **"LST-FE"**: front end card used in BaBar IFR equipped with PECL receiver daughter cards. It samples status of inputs @ 80MHz and stores it, pending the trigger request
- **"IFR_FE_BiRO"**: collects data from LST-FE upon trigger request and sends it to DAQ PC (via GbE)
- **"IFR_FE_TDC"**: a multi-hit TDC design based on commercially available TDC chips with trigger interface and GbE output link to the DAQ PC
- **"IFR_TLU"**: a module (Trigger Logic Unit) to generate a fixed latency trigger based on primitives from the IFR prototype itself or from external sources
Proposal of readout electronics for the SuperB IFR prototype

“IFR_ABC” card features:
- ampli: two stage w/discrete components: THS4303 (2.6$ea) + AD8009 (1.8$ea).
- discri: ADCMP562BRQ (dual, 2.7$ea)
For the SuperB IFR prototype it is foreseen to use two comparators at different thresholds (2.5 pe and 1.5 pe for instance) for each sensor
- DAC: MAX5592 (10bit, octal, 5.24$ea)
- CPLD: ALTERA EPM1270GT144C5N (22$ ea)
- signal connector compatible with BaBar IFR signal cables (re-usable): KEL 8831E-034-170LD (3$ea for the PCB-mount+ 6.5$ea for the cable mount)

Total needed for prototype readout : 26

Outline of the “IFR_ABC” card
(sensor amplification, bias-conditioning, discrimination)
Proposal of readout electronics for the SuperB IFR prototype

"LST_FE" card features:

• designed for the LST based IFR at BaBar. It sampled and stored the 64 inputs (16 x daughter card) for the BaBar trigger latency. The LST_FE already provides 4 Fast-OR output signals, one per daughter card, which can be used for stand-alone triggering of the SuperB-IFR prototype (one daughter card = one side of one plane of thin scintillators)

• to be used for the SuperB IFR prototype readout it needs replacement of present daughter cards with new daughter cards “LST_FE_pECL_Rx” which would:

  a) translate the PECL differential inputs into TTL using, for instance, MC100LVELT23D dual PECL/LVTTL translators (2.3 €/ea)

  b) provide signal connectors compatible with BaBar IFR signal cables: KEL 8831E-034-170LD (3€/ea for the PCB-mount+ 6.5€/ea for the cable mount)

Total needed for prototype readout in binary mode: 20
Proposal of readout electronics for the SuperB IFR prototype

**“IFR_FE_BiRO_DC” card features:**

- **motherboard:** It is based on an ALTERA development board for the Cyclone III FPGA (DK-DEV-3C120N, cost 1000 €). The Cyclone III FPGA on board has enough memory resources to buffer the data collected from the LST_FE boards. Data requested by a trigger is sent over the GbE link featured by the development board.

- **daughter card ("IFR_FE_BiRO_DC")**: It provides mostly level translators and connections to:
  - the LST_FE crate backplane
  - the Trigger Logic Unit
  - the motherboard through the HSMC connectors (SAMTEC ASP-122952-01)

Total needed for prototype readout: 2 (one for the "IFR_FE_BiRO", one for the "IFR_TLU")

The LST_FE and the IFR_FE_BiRO cards are hosted in one of the LST_FE crates recovered from BaBar (designed by INFN Genova for the LST based IFR readout).
Proposal of readout electronics for the SuperB IFR prototype

"IFR_FE_TDC" card features:

- motherboard: it is based on an ALTERA development board for the Cyclone III FPGA (DK-DEV-3C120N, cost 1000 €). The Cyclone III FPGA on board continuously collects data from the "IFR_FE_TDC_DC" daughter card and stores it in a circular buffer pending a trigger request. Data requested by a trigger is sent over the on-board GbE link.

- daughter card ("IFR_FE_TDC_DC"): it features commercially available TDCs (8 x ACAM TDC-GPX as a baseline) to handle at least 64 channels per board. An on-board FPGA configures the TDC chips, provides the primary buffers into which data is stored pending the trigger request and performs transfer of "trigger matched data" through a FIFO-buffered output port towards the motherboard.

Total needed for prototype readout: 4 (assuming timing measurement with double threshold)
Proposal of readout electronics for the SuperB IFR prototype

“IFR_TLU” card features:

- it is simply the “IFR_FE_BiRO_DC” (plugged in a specific location of the LST_FE backplane) in which the section based on the ALTERA MAX-II CPLD is activated.

The CPLD performs programmable (via USB 1.0) combinatorial functions on the “Fast-OR” signals coming from the “LST_FE” cards to generate the trigger requests to the DAQ.

the “IFR_TLU” provides level translators and connections to:

- the LST_FE crate backplane
- the Trigger Logic Unit I/o port (which includes an Open Collector “Busy” Line driven by the FE cards)
- additional inputs for external trigger sources
Summary

• Front end electronics R&D and test results
• Outline of readout electronics for the SuperB IFR prototype
• Outline of readout electronics for the SuperB IFR detector: TIMING mode readout
• Outline of readout electronics for the SuperB IFR detector: BINARY mode readout
• Outline of readout electronics for the SuperB IFR detector: summarizing

Front End Electronics for the SuperB IFR prototype and detector development
Proposal of readout electronics for the SuperB IFR detector: TIMING mode readout

SuperB-IFR numerology:

- Barrel: \(N_{\text{Barrel}} = 3600\)
- EndCaps: \(N_{\text{EndCap}} = 2400 + 2400\)

(quoting G. Cibinetto)

Assuming:
- readout in TIMING mode with \(N_{\text{th}} = 2\) thresholds:
  both the high threshold (2.5 p.e. for instance) and the low threshold (1.5 p.e. for instance) crossing times are acquired by the F.E., the second threshold crossing validating the first for better noise rejection.

\[N_{\text{TDC\_ch}} = (N_{\text{Barrel}} + N_{\text{EndCap}}) \times 2 \times N_{\text{th}} = 33,600\]

\[N_{\text{TDC\_board}} = N_{\text{TDC\_ch}} / 64 = 525\]

Hopefully the tests on the prototype will show that it will be possible to keep:

\(N_{\text{th}} = 1\)

but in the meantime it is better to consider the worst option

!!! Multihit TDC ASICs currently available assume a reference clock of 40MHz meanwhile the latest document edited by D. Breton and U. Marconi assumes a 56.25MHz clock: it is an issue !!!
SuperB-I FR numerology:

"Physics" rate: 500kHz/channel, in the hottest region, arising from:
- particle rate: O(100Hz) / cm² (including background)
- dimensions of a detector element: < 400cm x 4cm (thickness 20mm)

(quotting R. Calabrese, W. Baldini, G. Cibinetto)

"Dark count" rate: for a 1mm² SiPM by FBK:

(quotting R. Malaguti, L. Milano test results in Ferrara)

@ 0.5pe threshold
- @ 25°C, 34.4V: ≈ 360kHz
- @ 5°C, 33.8V: ≈ 128kHz

@ 2.5pe threshold
- @ 25°C, 35V: ≈ 20kHz
- @ 5°C, 34V: ≈ 6.3kHz

!!! The "dark count" rate scales with the sensor's area and we don't know yet which would be the final area of the sensor of choice (a 4mm² is also being considered)

!!! We need to have, on each processing channel, one comparator with a low threshold (0.5pe? 1.5pe? Only prototype test will tell) → it's TDC input will see the highest rate.

Let's consider a "Hit" rate of:

Hit_rate = physics_rate + dark count_rate ≤ 1MHz per TDC input !!!
Proposal of readout electronics for the SuperB IFR detector: TIMING mode readout

SuperB-IFR numerology:

A "Hit" rate of 1MHz per channel is compatible with the input and output rate of the TDC_GPX or the CERN HPTDC

BUT:

if we don’t do L1 trigger matching on board

if we do L1 trigger matching on board

Assuming that:

• “Hits” are packed into FRAMES collecting all hits recorded in a time-slice of, say, 6.4us
• Each FRAME contains:
  • Header = Board ID + Frame ID (allows to reconstruct ABSOLUTE timing for hit records): 12 Byte
  • Channel ID + hit timing information RELATIVE to beginning of frame: 4 Byte per Hit
  • Trailer = WordCount + CRC: 4 Byte
• On each TDC half of the channels has a 1MHz input rate and half has a 500KHz input rate
  → we can expect, for a 64 channel TDC card, an average frame size of:
  \[
  \text{<Frame size>} = 12 + (6.4 \text{ hit } \times 32 + 3.2 \text{ hit } \times 32) \times 4 + 4 \approx 12 + 320 \times 4 + 4 \approx 1.3kB
  \]

Each 64 channel TDC card would produce a sustained stream of (on average):

\[
\text{<Bandwidth per 64ch TDC>} = 1.3kB / 6.4us \approx 200MB/s
\]

→ it would need a 5Gbps link to the downstream buffers !!!
Proposal of readout electronics for the SuperB IFR detector: TIMING mode readout

SuperB-IFR numerology:

- From previous slide
- if we do L1 trigger matching on board

Assumptions on L1 trigger rate and window:

- L1 trigger at fixed latency with respect to the event (our preferred option): latency in the order of 10µs
- L1 trigger rate: 150KHz (*)
- L1 trigger window: 1µs (*)


NOTE: if a fixed latency trigger is adopted it might be convenient to use the HPTDC ASICs which have internal trigger matching resources instead of the TDC-GPX which would require intense parallel processing to provide primary storage and perform trigger matching off-chip.

To roughly estimate of the “trigger matched” output bandwidth from a 64 channel TDC card one could assume a reduction factor of: \( \frac{1}{150\text{KHz}} / 1\text{us} = 6.6 \)

Each 64 channel TDC card would produce a “TRIGGER MATCHED” sustained stream of (on average):

\[ \text{<Bandwidth per 64ch TDC> = } 200\text{MB/s} / 6.6 \approx 30\text{MB/s} \]

(it would be less if we could implement:

- D. Breton’s scheme to handle the “overlap” of trigger requested data
- the BhaBha veto)

\[ \text{a 1Gbps link to the downstream buffer would be adequate} \]
Front End Electronics for the SuperB IFR prototype and detector development

Summary

• Front end electronics R&D and test results
• Outline of readout electronics for the SuperB IFR prototype
• Outline of readout electronics for the SuperB IFR detector: TIMING mode readout
• Outline of readout electronics for the SuperB IFR detector: BINARY mode readout
• Outline of readout electronics for the SuperB IFR detector: summarizing
Proposal of readout electronics for the SuperB IFR detector: BINARY mode readout

SuperB-IFR numerology:

- Barrel: \( N_{\text{Barrel}} = 3600 \)
- EndCaps: \( N_{\text{EndCap}} = 2400 + 2400 \)

(Quoting G. Cibinetto)

Assuming:
- The number of (thin) scintillators doubles (for X-Y readout; it's a coarse estimate)
- Readout in BINARY mode with single threshold:
- Each scintillator is readout from \( N_{\text{sides}} \) (=2) ends

\[ N_{\text{BiRO \_ch}} = (N_{\text{Barrel}} + N_{\text{EndCap}}) \times 2 \times N_{\text{sides}} = 33.600 \]

\[ N_{\text{BiRO \_Board}} = N_{\text{BiRO \_ch}} / 128 \approx 263 \]

It is possible that construction / dead space constraints will result in:
- \( N_{\text{sides}} = 1 \)

At least for part of the scintillators but let's now consider the full number
Proposal of readout electronics for the SuperB IFR detector: BINARY mode readout

SuperB-IFR numerology:

“Physics” rate: **500kHz**/channel, in the hottest region, arising from:
- particle rate: $O(100\text{Hz}) / \text{cm}^2$ (including background)
- dimensions of a detector element: $< 400\text{cm} \times 4\text{cm}$ (thickness 20mm)

(quotting R. Calabrese, W. Baldini, G. Cibinetto)

“Dark count” rate: **for a 1mm$^2$ SiPM by FBK**:

(quotting R. Malaguti, L. Milano test results in Ferrara)

<table>
<thead>
<tr>
<th>@ 0.5pe threshold</th>
<th>@ 2.5pe threshold</th>
</tr>
</thead>
<tbody>
<tr>
<td>@ 25°C, 34.4V: $\approx 360\text{kHz}$</td>
<td>@ 25°C, 35V: $\approx 20\text{kHz}$</td>
</tr>
<tr>
<td>@ 5°C, 33.8V: $\approx 128\text{kHz}$</td>
<td>@ 5°C, 34V: $\approx 6.3\text{kHz}$</td>
</tr>
</tbody>
</table>

!!! The “dark count” rate scales with the sensor’s area and we don’t know yet which would be the final area of the sensor of choice (a 4mm$^2$ is also being considered)

!!! We need to have, on each processing channel, just one comparator with a 2.5pe threshold
→ The dark count rate @ 2.5pe threshold is just a fraction of the physics rate

Let’s consider a “Hit” rate of:

$$\text{Hit\_rate} = \text{physics\_rate} + \text{dark\_count\_rate} \approx 600\text{kHz per BiRO input}$$
Proposal of readout electronics for the SuperB IFR detector: **BINARY** mode readout

SuperB-IFR numerology:

A Hit rate of 600kHz per channel will be processed by an FPGA which will sample the input pulses and provide temporary storage for the samples.

**LET's ASSUME:**
- 20ns minimum pulse width from the Front End discriminators → dead time of 1.2% for a 600kHz rate
- FPGA sampling clock of 56.25MHz

**if we don't do L1 trigger matching on board**

**SO:**

**if we do L1 trigger matching on board**

**Assuming that:**
- "Hits" are packed into **FRAMES** collecting, say, 256 samples of all 128 inputs corresponding to a time-slice of ≈ 4.55us
- Each **FRAME** contains:
  - Header = Board ID + Frame ID (allows to reconstruct **ABSOLUTE** timing for hit records): 12 Byte
  - Channel ID + Sample ID for which the "Hit" was found: 2 Byte per Hit
  (this implies that the FPGA performs **ZERO SUPPRESSION**: only address of active channels for each sample are recorded: to be tested)
  - Trailer = WordCount + CRC: 4 Byte
- We can expect, for a 128 channel BiRO Front End Card, an average frame size of:
  \[
  \langle \text{Frame size} \rangle = 12 + <2.73> \text{hit} \times 128 \times 2 + 4 \approx 12 + 350 \times 2 + 4 \approx 0.72kB
  \]

128 channel BiRO Front End Card would produce a sustained stream of (on average):

\[
\langle \text{Bandwidth per 128ch FE_BiRO} \rangle = 0.72kB / 4.55us \approx 160MB/s
\]

→ it would need a 5Gbps link to the downstream buffers !!!
Proposal of readout electronics for the SuperB IFR detector: BINARY mode readout

SuperB-IFR numerology:

From previous slide

if we do L1 trigger matching on board

Assumptions on L1 trigger rate and window:

• L1 trigger at fixed latency with respect to the event (our preferred option): latency in the order of 10us
• L1 trigger rate : 150kHz (*)
• L1 trigger window : 1us (*)


To roughly estimate of the “trigger matched” output bandwidth from a 128 channel FE_BiRO one could assume a reduction factor of: \( \frac{1}{150\text{KHz}} / 1\text{us} = 6.6 \)

Each 128 channel FE_BiRO card would produce a “TRIGGER MATCHED” sustained stream of (on average):

\[ \text{Bandwidth per 128ch FE_BiRO} = \frac{160\text{MB/s}}{6.6} \approx 24\text{MB/s} \]

(it would be less if we could implement:

• D.Breton’s scheme to handle the “overlap” of trigger requested data
• the BhaBha veto)

\rightarrow a \ 1\text{Gbps link to the downstream buffer would be adequate}
Front End Electronics for the SuperB IFR prototype and detector development

Summary

• Front end electronics R&D and test results
• Outline of readout electronics for the SuperB IFR prototype
• Outline of readout electronics for the SuperB IFR detector: TIMING mode readout
• Outline of readout electronics for the SuperB IFR detector: BINARY mode readout
• Outline of readout electronics for the SuperB IFR detector: **summarizing**
Proposal of readout electronics for the SuperB IFR detector: summarizing

**TIMING mode readout**

- number of TDC_board $\approx 525$
- Channel per board = 64
- Bandwidth per board
  - raw: $200\text{MB/s}$
  - trigger matched: $30\text{MB/s}$

**BINARY mode readout**

- number of BiRO_Board $\approx 263$
- Channel per board = 128
- Bandwidth per board
  - raw: $160\text{MB/s}$
  - trigger matched: $24\text{MB/s}$

ensured that the on-board FPGA can perform the on-line Zero Suppression mentioned above, the binary mode readout FEE should be less expensive than the timing mode readout of a factor $\approx 4$

but

- input deadtime $\approx 1.2$
- detector construction more complex and with more dead areas due to fiber routing