



# L1 Track finding concept





F. Palla INFN Pisa

#### The architecture of PRM




- Double FMC mezzanine 14.9x14.9 cm<sup>2</sup>
- Kintex-7 FPGA
- FMC compatible with Pulsar IIB & satisfy the Vita 57.1 standard
- I/O bandwidth for each FMC connector
  - 64Gbps (GTX transceiver)
  - High speed LVDS signal
- DDRII eternal memory
- Support AMchip05/AMchip06

### **Layout of the PRM**

AMChip group

The layout of the PRM mezzanine



Power group


FMC connector

FPGA XC7K335TFG901



#### **Input data distribution**


Half part of the PRM mezzanine



- Each bus to the AM chip has a dedicate transceiver
  - 8 links@2Gbps for serve all the 8 input buses of the AM
  - Minimized the latency of connection
    - The Fanout buffer introduces a delay of 380ps
  - The total bandwidth to the AMchip after the spitting is 8Amchip with 8links @2Gbps
    - 128Gbps to AM

### The output data flow

The output connection of half mezzanine




- Each output of AM chip is connected to FPGA (star connection)
  - 16 links@2Gbps in parallel are connected directly to FPGA
- Minimized the latency of connection
- The latency is due to the deserialization/serialization of output road stream in the FPGA transceiver
  - The output bandwidth from FPGA to FMC > to the AM to FPGA input bandwidth
    - No latency introduced by the merger



# Pattern Recognition Engine flow





F. Palla INFN Pisa