

AM06 chip status — Update

Valentino Liberali

INFN Milano and Department of Physics, Università degli Studi di Milano
Via Celoria, 16
20133 Milano
Italy

valentino.liberali@mi.infn.it




**UNIVERSITÀ
DEGLI STUDI
DI MILANO**

FTK Italia, Mar. 2015

- **DRC: no errors**
- **LVS: no errors**
 - BUT: LVS performed in TWO steps, separately on the 2k block and on the top
 - TO TO: manual check at 2k block interface
- **Voltus simulation (*IR* drop) on VDD: ok**
 - to be performed also on VSS and on secondary supply nets
- **SELFTEST: ok**
- some **RUNTEST ERRORS**: few missed patterns and few extra patterns in the whole processing chain — a real problem or a simulation artefact?

Voltus simulation results



Max VDD drop: 27 mV