







101° Congresso Nazionale SIF

24/9/2015 Come i raggi cosmici limitano l'affidabilità dei circuiti elettronici a livello terrestre e avionico



Alessandro Paccagnella Dipartimento di Ingegneria dell'Informazione, Università di Padova, e INFN, sezione di Padova





Introduction

- Ionizing radiation effects in semiconductors
- Reliability issue: Single Event Effects (SEE's)
- Cosmic rays and atmospheric neutrons
- Accelerated testing of electronics with accelerators
- Microelectronics technology evolution and SEE's
- Summary







Cosmic rays, electronics reliability and the media



jej





- Societal needs for more reliable electronics
- Reliability in advanced ICs is improving down to some **10-100 FIT**
- Electronics is present in Active Security, especially visible in everyday vehicles (airplanes, cars **0 FIT goal**, trucks, railways,...)
- Ionizing radiation poses a threat on the electronics reliability, even at **sea level, on a variety of applications**
- Avionic and space industries have a long standing tradition of radiation testing, but this issue is being seriously investigated by:
- Semiconductor companies: IBM (since'80s), Intel, STMicroelectronics, Texas Instruments, Cypress, Xilinx,..., but few SEE comprehensive data from companies are available
- Semiconductor IC customers: even less prone to show their interest and results, basically no data available
- Radiation effects at sea level are dominated by Soft Errors (SE) →
 Soft Error Rate (SER) figure of merit; if not properly mitigated, SER
 may reach 10⁵ FIT → high reliability requires extensive testing!





Reverse-biased pn junctions are very sensitive to radiation, because they can collect charge, giving rise to a spurious current pulse

Three phases: onset, drift/funnel, diffusion







Reverse-biased pn junctions are very sensitive to radiation, because they can collect the radiation generated charge, giving rise to a spurious current pulse at a sensitive node

Three phases: <u>onset</u>, drift/funnel, diffusion















Single Event Upsets in SRAMs





9



Single Event Upsets in SRAMs







Single Event Upsets in SRAMs







Classification of Single Event Effects

- > Non-destructive (Soft Errors, SE):
 - Single Event Transient (SET)
 - Single Event Upset (SEU)
 - Single Bit Upset (SBU)
 - Multiple Bit/Cell Upset (MBU/MCU)
 - Single Event Functional Interruption (SEFI)
 - Single Event Latchup (SEL or SELU)... may be also destructive
- > Destructive (hard errors):
 - Stuck Bits
 - Power, analog:
 - Single Event Burnout (SEB)



• Single Event Gate Rupture (SEGR) K. LaBel, EWRHE 2004



Alessandro Paccagnella



Moore's law is (self-)validated by reducing the transistor dimension over the years, by scaling down the minimum feature size of the CMOS technology node (at present, the smallest feature size is 14 nm, microprocessors by INTEL and SAMSUNG)







Simulated e-h track structure in Si



P. Dodd, et al., IEEE-TNS, 1998

Alessandro Paccagnella



Cosmic rays









Atmospheric neutrons



Inelastic reacti	ons ²⁸ Si + n \rightarrow
25 Mg + α	2.75 MeV
²⁸ Al + <i>p</i>	4.00 MeV
²⁷ Al + <i>d</i>	9.70 MeV
24 Mg + n + α	10.34 MeV
$^{27}AI + n + p$	12.00 MeV
²⁶ Mg + ³ He	12.58 MeV
²¹ Ne + 2α	12.99 MeV
E Wrobol at al	IEEE TNIS 2000

F. Wrobel et al., IEEE TNS, 2000

Plus reactions between n and O, Al, Cu, W, ...







Testing with wide neutron energy spectrum: only **few accelerators** around the world may produce neutron beams at high intensity to perform accelerated testing of electronics:

- VESUVIO (and shortly CHIPIR) at ISIS, Rutherford Appleton Laboratory, Didcot, UK
- ANITA, The Svedberg Laboratory, Uppsala, Sweden
- CHARM facility, CERN
- Petersburg Nuclear Physics Institute (PNPI), Gatchina, St Petersburg, Russia
- Los Alamos Neutron Science Center (LANSCE), Los Alamos National Laboratory, Los Alamos, NM, USA
- TRIUMF, Vancouver, Canada
- RCNP, Osaka, Japan



The ISIS neutron beam test facility

The first SEE testing of electronic components under a wide energy spectrum in Europe performed at the VESUVIO line, ISIS-RAL, Didcot, UK, by an Italian Collaboration (**Universities of Milano Bicocca, Padova and Roma2 Tor Vergata**) (*Andreani, et al, APL, 2008*)



Neutron spectra

The ISIS neutron spectrum:

♦ 1/E^α characteristic (α > 1),

flux similar to the terrestrial: acceleration factor over 10⁷



At ISIS a new line (CHIPIR), dedicated to neutron testing of electronics, is under commissioning, with a higher intensity neutron flux



Alessandro Paccagnella



SRAM scaling trends (1)



R. Baumann, RADECS Short Course, 2001





SRAM scaling trends (2)







New Single Event Effects are observed on state-of-the art

IC's exposed to neutrons, due to the shrinking MOS size:

- Multi-cell hits
- Charge sharing
- Grazing angle effects
- SEU bursts
- MBUs rising, more difficult to correct by onboard ECC



 \supseteq



Flash memories exposed to neutrons



- In NAND Flash Memories, the neutron bit cross section σ exponentially increases as the cell feature size is reduced (*Multi Level Cell: MLC*)
- 34-nm SLC is one of the first generations of single-bit NAND cells (Single Level Cell: SLC) sensitive to neutrons



 \cap



- Single event effects are produced by collecting the charge generated in the semiconductor by a single ionizing particle: charge > critical charge (CC)
- Different SEE's may occur depending on the device type, being either soft or hard in nature
- SEE's take place not only in radiation harsh environments but also at sea and avionic levels
- The SEE per bit sensitivity of current CMOS technologies is stable/decreasing, but the overall system SER is increasing
- Diverse SEE features appear in scaled CMOS IC's, needing suitable countermeasures to mitigate SEE's and reduce SER
- New concerns may arise from terrestrial muons when CC<0.1 fC</p>

Keeping high reliability levels in IC's requires extensive neutron (and muon) testing by using accelerators!



