



# Design of a 64-channels current-to-frequency converter ASIC, front end electronics for high intensity particle beam detectors

**F. Fausti (1,3,4,5), R. Sacchi (2,3), G. Mazza (2), G. Pittà(1), R. Cirio (2,3), F. Marchetto (2), V. Monaco (2,3)**

(1) DE.TEC.TOR. Devices & Technologies Torino S.r.l., Via Livorno, 60 c/o Environment Park 10144 – Turin (Italy)

(2) National Institute of Nuclear Physics, Turin section, via P. Giuria,1 I – 10125 Turin (Italy)

(3) Physics Department of Turin University, via P. Giuria,1 I-10125 Torino (Italy)

(4) DETof Polytechnic University of Turin, Corso Duca degli Abruzzi, 24 - 10129 Turin (Italy)

(5) SIF member



Turin University spin-off



# The application field: particle therapy





## Technology trend:

Compact accelerators with pulsed high intensity beams





- Pulse frequency: 0.2 – 1 kHz
- Pulse length: 5 – 20  $\mu\text{s}$
- $10^7$ - $10^8$  protons/pulse  
(average current during the pulse of 1 - 25  $\mu\text{A}$ )
- High dose rate






**Modern version of detectors  
and thus new dedicated  
electronics are needed**



**An updated version of the TERA  
chip will be available soon**



# TERA09 DESIGN




## Targets:

- ❑ Satisfy the new application requirements



# TERA09 DESIGN




## Targets:

- ❑ Satisfy the new application requirements
- ❑ **Maximum backward compatibility**




# TERA09 DESIGN



## Targets:

- ❑ Satisfy the new application requirements
- ❑ Maximum backward compatibility
- ❑ **Simplicity and flexibility maintained**





The TERA09 ASIC is the upgrade of the last version of the chip designed in the VLSI group of Turin, the TERA08

**T  
E  
R  
A  
0  
8**



- Produced by *Iba* (Louvain La Neuve, Belgium)
- Used for INFN research projects
- Installed by DE.TEC.TOR. S.r.l. in ionization chambers adopted by medical centres like CPO, PSI, CNAO and MedAustron



# TERA09

## Main features

---

- ❏ 64 channels i/f converter
- ❏ VLSI CMOS AMS 0.35  $\mu\text{m}$  technology
- ❏ Able to manage bipolar input currents in the range  $0.1\text{nA} \div \underline{3\text{mA}} \rightarrow 64$  channels in parallel
- ❏ Single channel conversion linearity up to  $15\mu\text{A}$
- ❏ Integrated system of adders (single channel output, sum of 4, 16, 32 and 64 channels output)
- ❏ Warning signal (to overcome the registers overflow)





# The TERA09 ASIC


---

## Functional blocks:

- ❑ Current to frequency converter
- ❑ Digital logic
- ❑ Logic interface



# The current to frequency converter scheme



Recycling integrator structure → dead time free data acquisition



# i-v Converter: main changes

- Integration capacitance :  $600 \text{ fF} \rightarrow 1.2 \text{ pF}$ 
  - $\rightarrow$  *slower ramp gives more time to the circuit to react*



# i-v Converter: main changes

- Integration capacitance : 600 fF  $\rightarrow$  1.2 pF
  - $\rightarrow$  *slower ramp gives more time to the circuit to react*
- Clock frequency : 100 MHz  $\rightarrow$  320 MHz



# i-v Converter: main changes

- Integration capacitance : 600 fF  $\rightarrow$  1.2 pF
  - $\rightarrow$  *slower ramp gives more time to the circuit to react*
- Clock frequency : 100 MHz  $\rightarrow$  320 MHz
- Max converter frequency :  $T_{CK}/5 \rightarrow T_{CK}/4$



# i-v Converter: main changes

- Integration capacitance : 600 fF → 1.2 pF
  - *slower ramp gives more time to the circuit to react*
- Clock frequency : 100 MHz → 320 MHz
- Max converter frequency :  $T_{CK}/5 \rightarrow T_{CK}/4$
- OTA bias current : 0.2 mA → 0.2/0.8/1.2 mA



# i-v Converter: main changes

- Integration capacitance : 600 fF → 1.2 pF
  - *slower ramp gives more time to the circuit to react*
- Clock frequency : 100 MHz → 320 MHz
- Max converter frequency :  $T_{CK}/5 \rightarrow T_{CK}/4$
- OTA bias current : 0.2 mA → 0.2/0.8/1.2 mA
- Mealy style FSM for the first state only
  - *to save a clock cycle in the pulse generation*



# i-v Converter: main changes

- Integration capacitance : 600 fF  $\rightarrow$  1.2 pF
  - $\rightarrow$  *slower ramp gives more time to the circuit to react*
- Clock frequency : 100 MHz  $\rightarrow$  320 MHz
- Max converter frequency :  $T_{CK}/5 \rightarrow T_{CK}/4$
- OTA bias current : 0.2 mA  $\rightarrow$  0.2/0.8/1.2 mA
- Mealy style FSM for the first state only
  - $\rightarrow$  *to save a clock cycle in the pulse generation*
- Single 200 fC subtraction capacitor**






# Digital logic

- ❑ Sixteen 34-bits registers providing the result of the sum of 4 channels groups
- ❑ Four 36-bits registers providing the result of the sum of 16 channels groups
- ❑ One 38 bits register providing the result of the sum of all the 64 channels
- ❑ Sum operation triggered from the load signal
- ❑ 38-bit output bus



# Block diagram of the chip structure




# Interface logic


- ❏ Programmable bias generator
  - two internal modes : low power ( same bias as the previous version) and high performance
  - external pin selection
- ❏ LVDS receiver
  - required to receive the 320 MHz clock




# First linearity study




TERA08



A. La Rosa et Al., Nucl. Instr. and Meth. A 583 (2007) 461-468.



TERA09



Using a  $Q_c$  of 200fC  
(most used in therapy)



**The single channel saturation point is moved from 4 $\mu$ A to 16  $\mu$ A**

**The digital architecture (with an integrated channels parallel connection) permits to extend the current input range up to 1mA (and over, with a  $Q_c$  that can reach 660fC)**




# Project status and plans

 Submission date to Europractice: Sep. 14<sup>th</sup> 2015

 Submission date to AMS: Sep. 21<sup>st</sup> 2015

 Samples out from AMS: Nov. 6<sup>th</sup> 2015

 Packaged samples from Europractice: Nov. 23<sup>rd</sup> 2015






 PCB design: Oct.-Dec. 2015

 ASIC characterization: Dec.-March 2016

 Integration with detectors and beam tests



# Conclusion

-  The design of TERA09 is submitted
-  The technical requirements are satisfied:  
high input current range (hundreds of pA to few mA)
-  The backward compatibility is greatly accomplished:  
similar signals for data, controls, tests, almost  
equivalent area, selectable  $I_{bias}$  and conversion  
frequency...
-  The ASIC architecture is quite simple therefore, the  
device remains versatile
-  Waiting for the chip, we have to prepare the system for  
the test and the characterization of the prototypes



**Thanks for your attention**



# BACKUP SLIDES

## Addressing scheme

- Channel address via 7 bit bus
  - $0b_5b_4b_3b_2b_1b_0$ : select register channel  $b_5b_4b_3b_2b_1b_0$
  - $1b_5b_4b_3b_2x0$  : select 1<sup>st</sup> level sum registers
  - $1b_5b_4xx01$  : select 2<sup>nd</sup> level sum registers
  - $1xxxx11$  : select 3<sup>rd</sup> level sum register





# BACKUP SLIDES

## Specifications comparison

### TERA08

- VLSI CMOS 0.35  $\mu\text{m}$
- Bipolar input
- Digital output: 32 bit
- Clk 100 MHz
- Max counting rate 20 MHz
- Charge quantum: 50 ÷ 350 fC
- Saturation current 4-7  $\mu\text{A}$

### TERA09

- VLSI CMOS 0.35  $\mu\text{m}$
- Bipolar input
- Digital output: 38 bit
- Clk 320 MHz (LVDS Rx)
- Max counting rate 80 MHz
- Charge quantum: 200 fC
- Integrated system of adders (single channel output, sum of 4, 16, 32 and 64 channels output)
- Saturation current until mA
- Warning signal (to overcome the overflow)

