


Very front-end electronics for the upgrade of the CMS experiment

E. Monteil
INFN Torino

Funded by CHIPIX65 / INFN project



The CMS experiment



- Silicon tracker \Rightarrow Inner part of the CMS detector
 - Composed of pixels and strips layers
 - Pixel detector \Rightarrow Closest to the beam pipe



The HL_LHC upgrade



- Parameters of the silicon pixel detector of the CMS experiment:

PARAMETER or FEATURE	1st generation LHC phase 0	2nd generation LHC Phase 1	3rd generation LHC Phase 2
Max Particle Flux	$\sim 50 \text{ MHz/cm}^2$	$\sim 200 \text{ MHz/cm}^2$	$\sim 500 \text{ MHz/cm}^2$
Max Pixel Flux	200 MHz/cm^2	600 MHz/cm^2	2 GHz/cm^2
Rad. Hardness	1.5 MGy	3.5 MGy	10 MGy
Pixel Dimension	100x150 μm^2 400x50 μm^2	100x150 μm^2 250x50 μm^2	50x50 μm^2 25x100 μm^2
Signal Threshold	2500-3000 e^-	1500-2000 e^-	$\sim 1000 e^-$
L1 Trigger Latency	2-3 μs	4-6 μs	6-20 μs
Power Budget	$\sim 0.3 \text{ W/cm}^2$	$\sim 0.3 \text{ W/cm}^2$	$< 0.4 \text{ W/cm}^2$
Electronics technology node	250nm CMOS	250nm CMOS (CMS) 130nm CMOS (ATLAS)	65nm CMOS


- RD53, a CMS-ATLAS collaboration, has been developed in order to design the new chip
- INFN contribute: CHIPIX 65 collaboration, a group 5 project approved in 2013 for the 2014-2016 period. 7 INFN sections involved (TO, MI, BA, PD, PI, PV, PG)





Main challenges



- **New readout chip required**
 - The present one can not survive the extreme Phase 2 conditions
- 65nm technology new for HEP experiment
 - Low power and radiation hard
- Very **high particle flux** (2 GHz/cm^2)
- Maintaining or improving the detector performance
 - **New pixel size** ($50 \times 50 \text{ um}^2$ or $25 \times 100 \text{ um}^2$)
- **Low power architecture**
 - Required in order to maintain the material budget as low as possible
 - Around 10 uW per pixel



TORINO : Synchronous Analog Chain



8x8 pixel matrix submitted and tested
Analog readout of CSA and Discriminator (via buffers)


- **PREAMPLIFIER**
 - One stage CSA with Krummenacher feedback
- **Synchronous DISCRIMINATOR**
 - (AC coupled to CSA)
 - offset compensated diff.amplif. + latch;
 - **FAST Time-over-Threshold**
 - Local oscillator strobing Latch (to 800MHz)
- **Calibration circuit**
 - digital signal + DC calibration level

Performance SUMMARY

- Compact: $\sim 26\mu\text{m} \times 40\mu\text{m}$
- Low power: $< 5.5\text{ uW}$ (with ToT logic)
- Low noise: $\text{ENC} = 100\text{e}^- @ C_{\text{det}} = 100\text{ fF}$
- Leakage compensation: up to 50 nA/pixel
- Fast Charge measurement:
 - 30 ke^- in $< 300\text{ ns}$ (or 800 ns)
 - up to 7-8bit ($125\text{-}250\text{e}^-/\text{ADC}$) - no ext clock
- NO Threshold-Trimming:
 - autozeroing made by hardware



VFE_1 Layout




- CSA + Disc + Calibration circuit -> $26 \times 40 \mu\text{m}^2$
- In addition for tests:
 - ▶ Different capacitances to simulate the detector
 - ▶ Analog buffer in order to see the preamp analog output




Torino work 2014-May2015




Integration CHIPIX_VFE_1 mini@sic
64 pixels matrix



Real chip bonded to
PCB for testing



Integration CHIPIX_VFE_2 mini@sic
Second version - 64 pixels matrix




Design : VFE-TO.v1, VFE-To.v2, JTAG



Peaking time

Analog signal (oscilloscope)




- $C_{\text{input}} = 50\text{ fF} \Rightarrow T_{\text{peak}}$ around 25 ns
- At the schematic level the value of T_{peak} @ 50 fF is around 18 ns
- Layout improved in the second version to reduce the peaking time



Voltage gain




Gain linearity for one pixel



10ke⁻

Gain distribution of the 64 pixels (Q_{in} = 6ke⁻)



Amplitude dispersion below 2.2% RMS


Excellent gain uniformity



Noise measured



Noise_vs_input_capacitance




- Linear trend of the Equivalent Noise Charge vs input capacitance as expected
- Noise increases with the feedback current (ballistic deficit)
- Threshold = 1000 e- \Rightarrow Around 7σ of the noise



Comparator results



Input signal 10 ke^- Threshold $\approx 1000 \text{ e}^-$




Time duration of HIT multiple of 25 ns (clock period)



Comparator results



Input signal 10 ke^- Threshold $\approx 1000 \text{ e}^-$




- Oscillator @ 100 MHz
- Time duration of the ToT output compatible with HIT in binary mode
- In the present version, oscillation speed can be tuned up to 500 MHz, but set-up bandwidth is limited to about 100 MHz



ToT linearity

ToT linearity



ToT is linear up to (at least) 40 ke-



Conclusions and future plans




- First version of a synchronous front-end with offset compensation designed and tested
- Idea of “self-oscillating” comparator for fast ToT measurement works
- Good ToT linearity in a wide range of input signals
- Improved version submitted in May 2015
- Testing on the second version on the chip started this month



BACKUP




Pixel matrix with analog output



- 8x8 pixel matrix
 - ▶ 1/4 of the Mini@sic submitted in October and received in the end of January
- Readout of CSA output using analog buffering
- Readout of discriminator output using a digital buffer
- 4 pixel (2x2 region) are readout at the same time



Pixel matrix with analog output



Picture of the chip wire-bonded to the test board



Objectives



- Preamp:
 - ▶ Krummenacher feedback to compensate leakage currents up to 50 nA
 - ▶ Fast charge measurement
- Synchronous Comparator:
 - ▶ Eliminate time walk
 - ▶ “Hardware” Offset compensation using capacitors
- Different speed for ToT measurement:
 - ▶ FAST: ToT of 90 ns for $Q_{in} = 10 \text{ ke}^- \implies$ OK for 2 GHz/cm²
 - ▶ SLOW: ToT of 300 ns for $Q_{in} = 10 \text{ ke}^- \implies$ OK for 0.5 GHz/cm² (~0.5% ineff.)
 - ▶ Choice depends on layer, sensor used and particle flux




Power consumption




- Static current around 3.5 μA
 - ▶ Preamplifier -> 2.5 μA
 - ▶ Discriminator -> 1 μA
- Dynamic current (latch) around 0.8 μA
- The average total current is around 4.3 μA per pixel
- Considering $V_{DD} = 1.2 \text{ V}$ the total power consumption is around 5.2 μW
 - ▶ It corresponds to around 0.2 W/cm^2 considering a $50 \times 50 \text{ }\mu\text{m}^2$ pixel
 - ▶ OK $\sim 50\%$ of the 0.4 W/cm^2 required
- This configuration has been used for the measurements showed in this presentation


VFE layout - v2 - 2x2 region




Measurements on First Prototype




Analog-Out Q=10ke-, ToT=90ns
Measurement with Very-Fast ToT



ToT linear up to >40ke
measurement with Standard-ToT




Fast ToT: oscillator counting ToT ; threshold @1ke-
100 MHz (limited by analog readout and set-up)



ENC~100e- for C_{det}~130fF
for Standard ToT

VFE layout - v2







Noise @ $C_{in} = 130 \text{ fF}$



$I_{feed} = 40 \text{ nA}$ (FAST ToT) $C_{input} = 130 \text{ fF}$



$I_{feed} = 10 \text{ nA}$ (SLOW ToT) $C_{input} = 130 \text{ fF}$



- ▶ ENC $\sim 167 \text{ e}^-$ @ $I_{feed} = 40 \text{ nA}$ (fast), $C_{input} = 130 \text{ fF}$
- ▶ ENC $\sim 102 \text{ e}^-$ @ $I_{feed} = 10 \text{ nA}$ (slow), $C_{input} = 130 \text{ fF}$
- Measurement performed with the clock activated





Noise @ $C_{in} = 50 \text{ fF}$



$I_{\text{feed}} = 40 \text{ nA}$ (FAST ToT) $C_{\text{input}} = 50 \text{ fF}$

$I_{\text{feed}} = 10 \text{ nA}$ (FAST ToT) $C_{\text{input}} = 50 \text{ fF}$




- ▶ ENC $\sim 108 \text{ e}^-$ @ $I_{\text{feed}} = 40 \text{ nA}$ (fast), $C_{\text{input}} = 50 \text{ fF}$
- ▶ ENC $\sim 83 \text{ e}^-$ @ $I_{\text{feed}} = 10 \text{ nA}$ (slow), $C_{\text{input}} = 50 \text{ fF}$
- Measurement performed with the clock activated




Offset compensation



Threshold_distribution



Threshold_distribution




It could be better



We have understood the problems


- ▶ Too high gain fluctuations due to mismatch
- ▶ Underestimation of the latch dynamic offset



Solved in version 2




CSA schematic



Cascode with current splitting and source follower



Synchronous Discriminator with offset compensation




No more need of threshold trimming

- Why?

- ▶ AC coupling between CSA and comparator and offset compensation technique




Latch






Krummenacher



Cascode with current splitting and source follower




Preamplifier



- Preamplifier
 - ▶ One stage Charge Sensitive Amplifier
 - ▶ Krummenacher feedback to compensate leakage currents up to 50 nA
 - ▶ Selectable feedback capacitance (2.5, 4, 6.5 fF)



Hit Logic



Fast ToT: comparator turned into local oscillator using an asynchronous logic feedback loop