



Il nuovo tracciatore a pixel monolitici di silicio dell'esperimento ALICE a LHC del CERN


C. Pastore

***INFN e Università di Bari
per la collaborazione ALICE Italia***

Il nuovo tracciatore a pixel monolitici di silicio dell'esperimento ALICE a LHC del CERN

OUTLINE

- ❖ Strategie dell'upgrade di ALICE
- ❖ Perché l'upgrade dell' attuale Inner Tracking System
- ❖ Layout del nuovo rivelatore e i suoi principali componenti
- ❖ Conclusioni



Target dell'upgrade di ALICE (previsto durante 2° Long Shutdown 2018/19):

1. Upgrade dei rivelatori, sistemi di readout e sistemi online per aumentare frequenze readout fino a **50 kHz** per interazioni Pb-Pb (luminosità superiore a $7 \times 10^{27} \text{ cm}^{-2} \text{ s}^{-1}$) e aggiornamento sistemi on-line per processare eventi Pb-Pb con trigger minimum bias
2. Migliore risoluzione sui vertici, soprattutto a basso p_T
2. Maggior efficienza nel tracciamento






ALICE upgrade LoI
September 2012



Addendum
September 2013

L'attuale rivelatore di ALICE: Inner tracking System



Current ITS

6 concentric barrels, 3 different technologies

- 2 layers of silicon pixel (SPD)
- 2 layers of silicon drift (SDD)
- 2 layers of silicon strips (SSD)

1. Migliorare la risoluzione spaziale di un fattore ≈ 3

- Avvicinare il più possibile lo strato più interno del rivelatore al IP (39 mm \rightarrow 22 mm)
- riduzione di un fattore ≈ 4 su material budget strati più interni ($\approx 1.14\%$ \rightarrow 0.3%)
- ridurre dimensione del singolo pixel (da $50 \times 425 \mu\text{m}^2$ a $30 \times 30 \mu\text{m}^2$)

2. Migliorare efficienza tracciamento e risoluzione sui bassi valori di p_T

- una più fitta granularità: uno strato di rivelatori in più e una ridotta dimensione del pixel
- una globale riduzione del "material-budget/layer"

3. Readout veloce

- readout Pb-Pb ad almeno 50 kHz, e p-p \approx 400 kHz

4. Inserzione/rimozione veloce per manutenzione.

- Possibilità di sostituire moduli del detector non funzionanti durante lo shutdown annuale




CERN-LHCC-2013-24



J. Phys. G (41) 087002

Installazione del detector durante LHCC LS2 (2018-2019)

Layout del nuovo rivelatore e i suoi principali componenti



7-layer barrel geometry based on MAPS

r coverage: 23 – 400 mm

η coverage: $|\eta| \leq 1.22$


for tracks from 90% most luminous region

3 Inner Barrel layers (**IB**)

4 Outer Barrel layers (**OB**)

Material /layer : 0.3% X_0 (IB), 1% X_0 (OB)

Layout del nuovo rivelatore e i suoi principali componenti



Beam pipe

Outer Layers

Middle Layers

Inner layers

90 Outer layer STAVES

54 Middle layer STAVES


48 Inner layer STAVES

ITS layers are (azimuthally) segmented in staves, which are mechanically independent

Radial coverage $23\text{mm} \div 405\text{mm}$

Layout del nuovo rivelatore e i suoi principali componenti

STAVES




ITS staves length

Inner Layers	290mm
Middle Layers	900mm
Outer Layers	1500mm


Layout del nuovo rivelatore e i suoi principali componenti

INNER BARREL STAVE

Mean $X/X_0 = 0.276\%$



Total weight
1.5 grams



<Radius> (mm): 23,31,39

Nr. of staves: 12, 16, 20

Nr. of chips/layer: 108, 144, 180

Power density: < 100 mW/cm²


Length in z (mm): 290

Nr. of chips/stave: 9


Material thickness: $\sim 0.3\% X_0$

Throughput (@100kHz): < 80 Mb/s \times cm⁻²

Layout del nuovo rivelatore e i suoi principali componenti






290mm length, 1.5gram weight



Layout del nuovo rivelatore e i suoi principali componenti

INTERCONNECTION



Laser soldering: Interconnection of Pixel chip on flexible printed circuit



Layout del nuovo rivelatore e i suoi principali componenti

Laser Soldering


- **Flux-less soldering** of 200 μm diameter Sn/Ag(96.5/3.5) balls (227 °C melting T) in vacuum ($\leq 10^{-1}$ mbar)
- **IR diode laser**, 976 nm, 25 W, 50 mm focal length, 250 μm beam spot size
- **Laser power modulated** by pyrometer, programmable T profile ensures precise limitation of heating
- **Soldering mask** (in Macor® or Rubalit®) used to press FPC on chip and guide soldering balls inside FPC vias
- Solder provides **electrical and mechanical connection** \rightarrow no glue



Layout del nuovo rivelatore e i suoi principali componenti

INNER BARREL - FULL SCALE PRORTOTYPE

Structural Sandwich



Layer 0




Layer 1



Layer 2




Prototype



Layout del nuovo rivelatore e i suoi principali componenti

OUTER BARREL



Outer Barrel (OB)

<radius> (mm): 194, 247, 353, 405

Nr. staves: 24, 30, 42, 48

Nr. Chips/layer: 6048 (ML), 17740(OL)

Power density < 100 mW / cm²

Length (mm): 900 (ML), 1500 (OL)

Nr. modules/stave: 4 (ML), 7 (OL)


Material thickness: ~ 1% X₀

Throughput (@100kHz): < 3Mb/s × cm⁻²


37

Layout del nuovo rivelatore e i suoi principali componenti


OUTER DETECTOR BARREL




OB Construction flow-diagram



OB Construction flow-diagram



Project Timeline and Collaboration



ALICE ITS Collaboration

CERN, China (Wuhan), Check Republic (Prague), France (Grenoble, Strasbourg),

Italy (Aless., Bari, Cagliari, Catania, Frascati, Padova, Roma, Trieste, Torino),

Indonesia (LIPI), Korea (Pusan, Inha, Yonsei), Netherlands (Nikhef, Utrecht),


Pakistan (CIIT-Islamabad), Russia (St. Petersburg), Slovakia (Kosice),

Thailand (Suranaree, SLRI, TMEC), UK (Daresbury, Liverpool, RAL), Ukraine (Kharkov),

USA (Austin, Berkeley)


Institute = participated in current ITS

Thank you !



SPARES

CMOS Pixel Sensor using TowerJazz 0.18μm CMOS Imaging Process



Tower Jazz 0.18 μm CMOS

- feature size 180 nm
- metal layers 6
- Suited for high-density, low-power
- Gate oxide 3nm
- Circuit rad-tolerant

- ▶ High-resistivity (> 1kΩ cm) p-type epitaxial layer (20μm - 40μm thick) on p-type substrate
- ▶ Small n-well diode (2-3 μm diameter), ~100 times smaller than pixel => low capacitance
- ▶ Application of (moderate) reverse bias voltage to substrate can be used to increase depletion zone around NWELL collection diode
- ▶ Quadruple well process: deep PWELL shields NWELL of PMOS transistors, allowing for full CMOS circuitry within active area


PIXEL Chip – General Requirements

Parameter	Inner Barrel	Outer Barrel
Silicon thickness	50 μm	
Spatial resolution	5 μm	10 μm
chip dimensions	15 mm x 30 mm	
Power density	< 300 mW/cm ²	< 100 mW/cm ²
Event time resolution	< 30 μs	
Detection efficiency	> 99%	
Fake hit rate	< 10 ⁻⁵ per readout frame	
TID radiation hardness (*)	2700 krad	100 krad
NIEL radiation hardness (*)	1.7x10 ¹³ 1MeV n _{eq} /cm ²	10 ¹² 1MeV n _{eq} / cm ²


Readout – Inner and Middle/Outer Layers connections



Inner layers stave, 9 independent sensors (each read/drives its own data lines)




Mid/Outer layers module: 2 symmetric group of 1 master and 6 slave chips. Only the master accesses the data/control lines toward/from the outer world.





Readout – copper links and available bandwidth





Inner layers (0, 1, 2) staves:
9 masters for each stave




12 pairs Twinax copper assembly



Mid layers (3, 4) staves: 8 modules per stave, 2 master each



Outer layers (5, 6) staves: 14 modules per stave, 2 master each




Readout – copper links and available bandwidth




WORK IN PROGRESS

ALICE




Readout – general scheme and data throughput



Data throughput 324 Gbit/s
1008 electrical links


(184 DAQ optical links + n Trigger links)



FPC main characteristics



Flexible Printed Circuit



- 2 layouts:
 - IB: 1x9 chips, Al
 - OB: 2x7 chips, Cu
- Metallised vias of 220 μm diameter
- Two openings of 1x1 and 1x0.4 mm², respectively, to “see” chip targets

