



## Event Building for the LHCb Upgrade

### 30 MHz Rate (32 Tb/s Aggregate Throughput)

## Domenico Galli

INFN Bologna and Università di Bologna

#### N Istituto Nazionale di Fisica Nucleare The LHCb Experiment



- LHCb is a high-precision experiment devoted to the search for New Physics beyond the Standard Model:
  - By studying CP violation and rare decays in the b and c quark sectors;
  - Searching for deviations from the SM (New Physics) due to virtual contributions of new heavy particles in loop diagrams.
- Need for upgrade:
  - Deviations from SM are expected to be small;
  - Need to increase significantly the precision of the measurements and therefore the statistics.







### **The LHCb Detector**









#### LHCb Event Display





- 2 stages:
  - Level-O: synvhronous, hardware + FPGA; 40 MHz → 1 MHz.
  - HLT: software, PC farm:
    1 MHz → 2 kHz.
- Front-End Electronics:
  - Interfaced to Read-out Network.
- Read-Out Network:
  - Gigabit Ethernet LAN.
  - Read-out @ 1.1 MHz.
  - Aggregate thoughput:
    60 GiB/s.



#### **N** Istica Nucleare The Present LHCb Trigger (II)



- The Level-O trigger based on the signals from ECAL, HCAL and MUON detectors read at 40 MHz, operates on custom electronics, with a maximum output rate limited to 1.1 MHz.
  - Fully pipelined, constant latency of about 4  $\mu$ s.
  - Bandwidth to the HLT ~4 Tb/s.
  - High  $p_T$  muon (1.4 GeV) or di-muon.
  - High pT local cluster in HCAL (3.5 GeV) or ECAL (2.5 GeV).
  - 25% of the events are deferred: temporarily stored on disk and processed with the HLT farm during the inter-fills.
- HLT is a software trigger.

I N F N

- Reconstruct VELO tracks and primary vertices
- Select events with at least one track matching  $p, p_T$ , impact parameter and track quality cuts.
- At around 50 kHz performs inclusive or exclusive selections of the events.
- Full track reconstruction, without particle-identification.
- Total accept rate to disk for offline analysis is 5 kHz.







### Push-protocol with centralized flow-control





## LHCb DAQ Today (II)





## **Luminosity and Event Multiplicity**

- Instantaneous luminosity leveling at 4×10<sup>32</sup> cm<sup>-2</sup> s<sup>-1</sup>, ±3% around the target value.
- LHCb was designed to operate with a single collision per bunch crossing, running at a instantaneous luminosity of 2×10<sup>32</sup> cm<sup>-2</sup> s<sup>-1</sup> (assuming about 2700 circulating bunches):
  - At the time of design there were worries about possible ambiguities in assigning the B decay vertex to the proper primary vertex among many.
- Soon LHCb realized that running at higher multiplicities would have been possible. In 2012 we run at 4×10<sup>32</sup> cm<sup>-2</sup> s<sup>-1</sup> with only 1262 colliding bunches:
  - 50 ns separation between bunches while the nominal 25 ns (will available by 2015).
  - 4 times more collisions per crossing than planned in the design.
  - The average number of visible collisions per bunch crossing in 2012 raised up to  $\mu$  > 2.5.
  - µ ~ 5 feasible but...

INFN

Istituto Nazionale



## Luminosity and Event Multiplicity (II)



- At present conditions, if we increase the luminosity:
  - Trigger yield of hadronic events saturates;
  - The  $p_{\rm T}$  cut should be raised to remain within the 1 MHz LO output rate;
  - There would be **not** a real **gain**.









- Due to the available bandwidth and the limited discrimination power of the hadronic LO trigger, LHCb experiences the saturation of the trigger yield on the hadronic channels around 4×10<sup>32</sup> cm<sup>-2</sup> s<sup>-1</sup>.
- Increasing the first level trigger rate considerably increases the efficiency on the hadronic channels.

## **The LHCb Upgrade - Timeline**



Shall take place during the Long Shutdown 2 (LS2)
 In 2018.





- Letter of Intent for the LHCb Upgrade: – CERN-LHCC-2011-001 ; LHCC-I-018. - 2011.
- Framework TDR for the LHCb Upgrade: Technical Design Report:

- CERN-LHCC-2012-007 ; LHCb-TDR-012. - 2012.

- LHCb VELO Upgrade Technical Design Report: – CERN-LHCC-2013-021 ; LHCB-TDR-013. - 2013.
- LHCb PID Upgrade Technical Design Report: – CERN-LHCC-2013-022 ; LHCB-TDR-014. – 2013.
- LHCb Tracker Upgrade Technical Design Report:
   CERN-LHCC-2014-001; LHCB-TDR-015. 2014
- LHCb Trigger and Online TDR:
  - CERN-LHCC-2014-016; LHCB-TDR-016. 2014





- Readout the whole detector at 40 MHz.
- Trigger-less data acquisition system, running at 40 MHz (~30 MHz are non empty crossings):
  - Use a (Software) Low Level Trigger as a throttle mechanism, while progressively increasing the power of the event filter farm to run the HLT up to 40 MHz.
- We have foreseen to reach 20×10<sup>32</sup> cm<sup>-2</sup>s<sup>-1</sup> and therefore to prepare the sub-detectors on this purpose:
  - pp interaction rate 27 MHz.
  - At  $20 \times 10^{32}$  cm<sup>-2</sup> s<sup>-1</sup> pile up  $\mu = 5.2$
  - Increase the yield in the decays with muons
    by a factor 5 and the yield of the hadronic channels
    by a factor 10.
- Collect **50 fb**<sup>-1</sup> of data over ten years.
  - 8 fb<sup>-1</sup> is the integrated luminosity target, to reach by 2018 with the present detector;
  - **3.2 fb**<sup>-1</sup> collected so far.

#### **Running Conditions**





### The LHCb Upgrade (II)







## LHCb DAQ Upgrade: First Idea

I N F N

Istituto Nazionale di Fisica Nucleare





- Intermediate layer of electronics boards arranged in crates to decouple FEE and PC farm: for buffering and data format conversion.
- The optimal solution with this approach: ATCA, µTCA crates, ATCA carrier board hosting AMC standard mezzanine boards.
- AMC boards equipped with FPGAs to de-serialize the input streams and transmit event-fragments to the farm, using a standard network protocol, using 10 Gb Ethernet.<sup>Workshop INFN CCR -- Frascati, 25-29 May 2015</sup>



### **DAQ Present View**



- Use PCIe Generation 3 as communication protocol to inject data from the FEE directly into the event-builder PC.
- A much cheaper event-builder network
  - Data-centre interconnects can be used on the PC:
  - Not realistically implementable on an FPGA (large software stack, lack of soft IP cores,...)
- Moreover PC provides: huge memory for buffering, OS and libraries.
- Up to date NIC and drivers available as pluggable modules.



## **Online Architecture after LS2**

INFN

Istituto Nazionale di Fisica Nucleare









# PCI-e Gen 3 Tests Electronics Front-End

## Data-Centre Interconnect

#### N Istituto Nazionale di Fisica Nucleare The PCIe-Gen3 DMA Test Setup



#### • ALTERA evaluation board, Stratix V GX FPGA



INFN



GPU used to test 16-lane PCIe-3 data transfer between the device and the host memory

#### The FPGA provides 8-lane PCIe-3 hard IP blocks and DMA engines.









INFN



21





 A main FPGA manages the input streams and transmits data to the event-builder PC by using DMA over PCIe Gen3.

#### Nominal configuration:

1 bidir link for TFC

24 GBT inputs  $\rightarrow$  limited by PCIe output bandwidth

- PCIe GEN3 x16 = 110 Gbits/s
- 24 GBT wide bus = 107 Gbits/s

## Up to 48 bidir links available on board for low luminosity sub detectors $\rightarrow$ decrease the costs







## **PCIe layout**







# InfiniBand Tests Event Builder Network

#### N stituto Nazionale Il Fisica Nucleare



- Guaranteed delivery. Credit based flow control:
   Ethernet: Best effort delivery. Any device may drop packets;
- Hardware based re-transmission:
  - Relies on TCP/IP to correct any errors;
- Dropped packets prevented by congestion management:
  - Subject to micro-bursts;
- Cut through design with late packet invalidation:
  - Store and forward. Cut-through usually limited to local cluster;
- RDMA baked into standard and proven by interoperability testing:
  - Standardization around compatible RDMA NICs only now starting;
  - Need same NICs are both ends;
- Trunking is built into the architecture:
  - Trunking is an add-on, multiple standards an extensions;



- All links are used:
  - Spanning Tree creates idle links;
- Must use QoS when sharing with different applications:
  - Now adding congestion management for FCoE but standards still developing;
- Supports storage today;
- Green field design which applied lessons learnt from previous generation interconnects:
  - Carries legacy from it's origins as a CSMA/CD media;
- Legacy protocol support with IPoIB, SRP, vNICs and vHBAs;
- Provisioned port cost for 10 Gb Ethernet approx. 40% higher than cost of 40 Gb/s InfiniBand.









- Performances tests performed at CNAF.
- PCIe Gen 3, 16 lanes needed:
  - Any previous version of the PCI bus represents a bottleneck for the network traffic:
- Exploiting the best performances required some tuning:
  - Disable node interleaving and bind processes according to NUMA topology;
  - Disable power saving modes and CPU frequency selection:
    - PM and frequency switching are latency sources.



<u>rhcp</u>

- Ib QDR (Quad Data Rate):
  - Point-to-point bandwidth with RDMA write semantic (similar results for send semantic);
  - QLogic : QLE7340, Single port 32 Gbit/s (QDR);
  - Unidirectional throughput: 27.2 Gbit/s;
  - Encoding 8b/10b.



## IB Performance Test (III)



- Ib FDR (Fourteen Data Rate):
  - Point-to-point bandwidth with RDMA write semantic (similar results for send semantic);
  - Mellanox : MCB194A-FCAT, Dual port, 56 Gbit/s (FDR);
  - Unidirectional throughput: 54.3 Gbit/s (per port);
  - Encoding 64b/66b.







## Event Builder Tests

## CPU NUMA Architectures Event Builder Network

## **Event Builder Fluxes: 400 Gb/s**

INFN

Istituto Nazionale di Fisica Nucleare





## **Event Builder CPU Performance**

| N F N

Istituto Nazionale di Fisica Nucleare



servers are equipped with 1866 MHz DDR3 memory in optimal configuration. Hyper-threading has been enabled.



- LHCb-daqpipe software:
  - Allows to test both PULL and PUSH protocols;
  - It implements several trasport layer implementation:
    IB verbs, TCP, UDP;
- EB software tested on test beds of increasing size:
  - At CNAF with 2 Intel Xeon server connected back-toback;
  - At Cern with 8 Intel Xeon cluster connected through an IB-switch;
  - On 128 nodes at the 512 nodes Galileo cluster at the Cineca.





- LHCb DAQ Protocol Independent Performance Evaluator;
- LHCb-daqpipe building blocks:
  - The generator emulates the PCIe40 output;
  - It writes metadata and data directly into RU memory;
  - The EM elects one node as the BU;
  - Each RU sends its fragment to the elected BU.







- Measured bandwidth as seen by the builder units on two nodes equipped with Mellanox FDR (max bandwidth 54.3 Gbit/s considering the encoding);
- Duration of the tests: 15 minutes (average value reported).
- Bandwidth measured is on average 53.3 Gbit/s:

– 98% of maximum allowed;

• PM disabled.



## **EB Test on 128 Nodes**



- Extensive test on the CINECA Galileo TIER-1 cluster.
  - **Nodes**: 516;
  - Processors: 2 8-core Intel Haswell 2.40 GHz per node;
  - RAM: 128 GB/node, 8 GB/core;
  - Network: Infiniband with 4x QDR switches.
- Limitations:
  - Cluster is in production:
    - Other processes are polluting the network traffic;
  - No control on power management and frequency switching;
- The fragment composition is performed correctly up to a scale of 128 nodes:
  - Maximum allowed for the cluster batch system.







## LHCb Upgrade: Software LLT



- Throttle mechanism, while progressively increasing the power of the EFF to run the HLT up to 40 MHz.
- The LLT algorithms can be executed in the event builder PC after the event building.
- Preliminary studies show that the LLT runs in less than 1 ms, if the CALO clusters are built in the FEE.
- Assuming 400 servers, 20 LLT processes running per PC, and a factor 8 for the CPU power from the Moore Law, the time budget available turns out to be safely greater then 1 ms:

$$\frac{1}{40MHz} \times 400 \times 20 \times 8 \approx 3.2 \text{ ms}$$

processing time budget =  $\frac{1}{\text{event rate}} \times \text{nodes} \times \text{cores per node} \times \text{task per node}$ 



- Trigger-less system at 40 MHz:
  - A selective, efficient and adaptable software trigger;
- Average event size: 100 kB;
- Expected data flux: 32 Tb/s;
- Total HLT trigger process latency: ~15 ms:
  - Tracking time budget (VELO + Tracking + PV searches): 50%
  - Tracking finds 99% of offline tracks with  $p_T$  >500 MeV/c
- Number of running trigger process required: 4×10<sup>5</sup>;
- Number of core/CPU available in 2018: ~ 200:
  - Intel tick-tock plan: 7 nm technology available by 2018-19, the number of core accordingly scales as 12 × (32 nm/ 7 nm)<sup>2</sup> = 250, equivalent 2010 cores.
- Number of computing nodes required: ~ 1000.





- Unidirectional: scaling the present LHCb architecture to 40 MHz, use of intermediate crates, ATCA and AMC board and cables, 10 and 40 GbEthernet. Cost to operate at 40 MHz: 8.9 MCHF. The cost due to the ATCA crate has not been included.
- Bidirectional: PCIe and InfiniBand proposed approach. Cost to operate at 40 MHz: 3.8 MCHF.



#### Eventbuilder cost

## **Involved Institutes**



- INFN-Bologna: Umberto Marconi, Domenico Galli, Vincenzo Vagnoni, Stefano Perazzini et al.;
- Laboratorio di Elettronica INFN-Bologna: Ignazio Lax, Gabriele Balbi et al.;
- INFN-CNAF: Antonio Falabella, Francesco Giacomini, Matteo Manzali et al.;
- INFN-Padova: Marco Bellato, Gianmaria Collazuol et al.;
- CERN: Niko Neufeld, Daniel Hugo Cámpora Pérez, Guoming Liu, Adam Otto, Flavio Pisani, et al.;
- Altri...





## **Spare material**

## **LHCb Upgrade: Consequences**



- The detector front-end electronics has to be entirely rebuilt, because of the current readout speed is limited to 1 MHz.
  - Synchronous readout, no trigger.
  - No more buffering in the front-end electronics boards.
  - Zero suppression and data formatting before transmission to optimize the number of required links.
    - Average event size 100 kB
  - Three times the optical links as currently to get the required bandwidth, needed to transfer data from the front-end to the read-out boards at 40 MHz.
    - GBT links simplex (DAQ) 9000, GBT duplex (ECS/TFC) 2400
- New HLT farm and network to be built by exploiting new LAN technologies and powerful many-core processors.
- Rebuild the current sub-detectors equipped with embedded front-end chips.
  - Silicon strip detectors: VELO, TT, IT
  - RICH photo-detectors: front-end chip inside the HPD.
- Consolidate sub-detectors to let them stand the foreseen luminosity of 20.×10<sup>32</sup> cm<sup>-2</sup> s<sup>-1</sup>