# **HV-CMOS Pixel Detector**

#### Giovanni Darbo – INFN / Genova

24<sup>th</sup> February 2015



VI Scuola Nazionale "Rivelatori ed Elettronica per Fisica delle Alte Energie, Astrofisica, Applicazioni Spaziali e Fisica Medica

WEB link:

• <u>http://sirad.pd.infn.it/scuola\_legnaro/ScuolaNazionaleLNL2015\_ProgrammaPreliminare.pdf</u>

### Outline

Requirements from experiments

Hybrid, Monolithic, HV-CMOS

- Noise, depletion width, resistivity, mobility
- Sideward depletion, DEPFET, MAPS, HV-CMOS

CCPD

HV/HR-CMOS & CCPD Chips

Technology implementation

Experimental results

Conclusions

Reeferences

HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

# REQUIREMENTS FROM EXPERIMENTS

# **Collider Experiments – Some Parameters**



	STAR	ALICE	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20000	350	25	25
Particle Rate [kHz/mm <sup>2</sup> ]	100	15	250	1000	10000
Fluence [n <sub>eq</sub> /cm <sup>2</sup> ]	10 <sup>12</sup>	10 <sup>13</sup>	10 <sup>12</sup>	1x10 <sup>15</sup>	2x10 <sup>16</sup>
Ion. Dose [Mrad]	0.3	0.7	0.4	80	1000

Timing:

- Long timing between events
- Charge can be collected in 0.1  $\div$  10 ms: collection by diffusion
- Slow shaping time, low power
- All events can be R/O, simpler trigger / readout architecture

	STAR	ALICE	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20 000	350	25	25
Particle Rate [kHz/mm <sup>2</sup> ]	100	15	250	1000	10000
Fluence [n <sub>eq</sub> /cm²]	10 <sup>12</sup>	10 <sup>13</sup>	10 <sup>12</sup>	1x10 <sup>15</sup>	2x10 <sup>16</sup>
Ion. Dose [Mrad]	0.3	0.7	0.4	80	1000

Timing:

- Short timing between high time resolution to timestamp events
- Fast charge collection: charge collected by drift
- Local memory inside the pixels, high traffic in the chip

	STAR	ALICE	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20000	350	25	25
Particle Rate [kHz/mm <sup>2</sup> ]	100	15	250	1000	10000
Fluence [n <sub>eq</sub> /cm <sup>2</sup> ]	1012	10 <sup>13</sup>	10 <sup>12</sup>	1x10 <sup>15</sup>	2x10 <sup>16</sup>
Ion. Dose [Mrad]	0.3	0.7	0.4	80	1000

Particle rate:

- Low pixel occupancy: no dead time from charge collection / amply shaping
- Simpler R/O architecture for ex. rolling shutter

	STAR	ALICE	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20000	350	25	25
Particle Rate [kHz/mm <sup>2</sup> ]	100	15	250	1000	10000
Fluence [n <sub>eq</sub> /cm <sup>2</sup> ]	1012	10 <sup>13</sup>	10 <sup>12</sup>	1x10 <sup>15</sup>	2x10 <sup>16</sup>
Ion. Dose [Mrad]	0.3	0.7	0.4	80	1000

Particle rate:

- High pixel occupancy: need fast charge collection / shaping
- Not all hit can be transferred out of the chip: trigger, buffering and traffic inside the chip are highly demanding.

	STAR	ALICE	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20000	350	25	25
Particle Rate [kHz/mm <sup>2</sup> ]	100	15	250	1 000	10 000
Fluence [n <sub>eq</sub> /cm <sup>2</sup> ]	10 <sup>12</sup>	10 <sup>13</sup>	10 <sup>12</sup>	1x10 <sup>15</sup>	2x10 <sup>16</sup>
Ion. Dose [Mrad]	0.3	0.7	0.4	80	1000

NIEL and TID:

- Silicon bulk damage (NIEL) is limited: charge trapping (minority carrier lifetime) does not strongly affect collection by diffusion
- Total ionizing dose (TID) has limited impact on electronics (V<sub>th</sub> shift due to charge trapping in oxide): deep submicron and annular gate design are not mandatory

	STAR	ALICE	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20000	350	25	25
Particle Rate [kHz/mm <sup>2</sup> ]	100	15	250	1000	10000
Fluence [n <sub>eq</sub> /cm <sup>2</sup> ]	<b>10</b> <sup>12</sup>	<b>10</b> <sup>13</sup>	<b>10</b> <sup>12</sup>	1x10 <sup>15</sup>	<b>2x10</b> <sup>16</sup>
Ion. Dose [Mrad]	0.3	0.7	0.4	80	1000

NIEL and TID:

- Charge collection by diffusion is not possible due to trapping, need E-field to move charge fast.
- Deep Sub-Micron (DSM) technology for high dose (TID) requirements:
  - Gate oxide < 3.5 nm; minimum CMOS transistor feature <0.25 μm

	STAR	ALICE	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20000	350	25	25
Particle Rate [kHz/mm <sup>2</sup> ]	100	15	250	1000	10000
Fluence [n <sub>eq</sub> /cm <sup>2</sup> ]	<b>10</b> <sup>12</sup>	<b>10</b> <sup>13</sup>	<b>10</b> <sup>12</sup>	1x10 <sup>15</sup>	<b>2x10</b> <sup>16</sup>
Ion. Dose [Mrad]	0.3	0.7	0.4	80	1000

# **Pixel Detector Technologies**



	STAR	ALICE	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20000	350	25	25
Particle Rate [kHz/mm <sup>2</sup> ]	100	<b>B</b> S	250	1000	10000
Fluence [n <sub>eq</sub> /cm <sup>2</sup> ]	10 <sup>12</sup>	1013	10 <sup>12</sup>	1x10 <sup>15</sup>	2x 10 <sup>12</sup>
Ion. Dose [Mrad]	0.3	0.7	0.4	80	<b>C</b> 1000
				ى د	2

## The path to HV-CMOS, HV/HR-CMOS, CCPD HYBRID, MONOLITHIC, CCPD

## **Hybrid Pixel Detector**

#### Hybrid pixels

- Signal is collected by drift
- n-type (fig) or p-type detectors
- Every pixel connected to one channel

#### Advantages

- Sensor and electronics use best materials and technologies
- Collected charge (signal) defined by sensor thickness
- Usually fully depleted sensors
- Radiation hardness profits of sensor and electronics best options

#### Disadvantages

- Costly interconnection between sensor and electronics (bump-bonding) process
- Material: sensor usually 200÷250 μm, electronics 100÷200 μm
- Spatial resolution: sensor thickness and pixel size

#### Origin

- Birth tracked back to IEEE-NSS 1984
- Fixed target: CERN WA84 early 1990<sup>ths</sup>
- At colliders: LEP DELPHI 1996 (installed)



<sup>©</sup> T. Hemperek, Bonn, DE

# **Pixel Detector: Design Parameters**

#### Parameters to consider

- Preamplifier noise
  - Pedestal + signal
- Input signal: charge
  - Wrt to ENC  $\rightarrow$  depletion width
- Threshold
  - Uniformity  $\rightarrow$  single pix tune
- Radiation
  - Reduction of charge  $\rightarrow$  signal
  - $I_{leak}$  increase  $\rightarrow$  noise
  - Effect on electronics: noise increase & amplifier gain reduction



# Charge Amplifier - Noise Analysis 1/3

Noise analysis [ref. a,b] for a pixel amplifier with RC-CR shaper and MOS input

- Charge-sensitive preamplifier and shaper with input noise sources and capacitive input load
- Simplified analysis [ref. a] gives:

$$ENC^{2} = \frac{e^{2}}{4q^{2}} \left( \frac{\tau}{2} I_{0} + \frac{1}{2\tau} V_{0} C_{in}^{2} + 2V_{-1} C_{in}^{2} \right)$$

- ENC: equivalent noise charge, i.e. the signal charge that yields a signal-to-noise ratio of one (S/N = 1).
- q = 1.602 × 10<sup>-19</sup> C; e = 2.718; τ : time constant of RC and CR filter (assumed the same); C<sub>in</sub> : total input capacitance (C<sub>det</sub> + C<sub>amp</sub>)
- Noise sources:
  - I<sub>0</sub>: from detector leakage current
  - V<sub>0</sub>: From transistor channel noise
  - V<sub>-1</sub>: From 1/f excess flicker noise



# Charge Amplifier - Noise Analysis 2/3

#### Replacing noise sources:

from detector leakage current

 $I_{0} = 2qI_{leak}$  $V_{0} = \frac{8}{3} \frac{kT}{g_{m}}$  $V_{-1} = \frac{K_{f}}{C_{0X}}ML$ 

from transistor channel noise

from 1/f excess flicker noise

For a typical 250 nm technology, with C<sub>ox</sub> = 0.4 fF/μm<sup>2</sup>;
 K<sub>f</sub> = 33 x 10<sup>-25</sup> J and a typical NMOS input device with length L = 0.5 μm and width W = 20 μm, the ENC becomes [ref.2]:

$$\left(\frac{\text{ENC}}{\text{e}}\right)^2 = 115 \frac{\tau}{10 \text{ns}} \frac{I_{\text{leak}}}{1 \text{nA}} + 388 \frac{10 \text{ns}}{\tau} \frac{\text{mS}}{g_m} \left(\frac{C_{\text{in}}}{100 \text{ fF}}\right)^2 + 74 \left(\frac{C_{\text{in}}}{100 \text{ fF}}\right)^2$$

# Charge Amplifier - Noise Analysis 3/3

#### Typical values:

- $\tau = 50 \text{ ns}$ ;  $C_{in} = 100 \div 300 \text{ fF}$ ;  $I_{leak} = 1 \div 100 \text{ nA}$  (before/after heavy irradiation);  $g_m = 0.5 \text{ nS}$
- Term (2) is dominant for typical detector capacitance (200 nF) and leakage current of 1 nA.
- With increasing shaping time (τ) the current noise (1) increases and voltage white noise (2) decreases, while 1/f voltage noise is independent of shaping time.

#### ENC vs $C_{in}$ and $I_{leak}$



$$\left(\frac{ENC}{e^{-}}\right)^{2} = \frac{1}{100} \frac{\tau}{1000} \frac{I_{leak}}{1000} + \frac{388}{1000} \frac{1000}{\tau} \frac{mS}{g_{m}} \left(\frac{C_{in}}{1000}\right)^{2} + \frac{3}{74} \left(\frac{C_{in}}{1000}\right)^{2}$$

HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

# **Depletion Width (w<sub>d</sub>)**



HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

# Resistivity

Resistivity ( $\rho_{p}$ ,  $\rho_{n}$ ) is given by

for p-type:

$$\rho_{\rm p} = ({\bf q}\mu_{\rm p} N_{\rm a})^{-}$$

and n-type

$$\rho_n = (\boldsymbol{q}\mu_n \boldsymbol{N}_d)^-$$

Where:

 $\mu_{p}, \mu_{n} [ cm^{2} v^{-1}s^{-1} ]:$ 

- hole/electron motilities
- $\mu_p \approx 470, \, \mu_n \approx 1400$
- **Ν<sub>α</sub>, Ν<sub>d</sub>** [ cm<sup>-3</sup> ]:
- acceptor/donor concentration
   *q* [C] unitary charge
- $q = 1.602 \times 10^{-19} C$



# h/e Mobility vs Dopant Concentration

Resistivity ( $\rho_{p}$ ,  $\rho_{n}$ ) is given by

for *p*-type:

$$\mu_{p} = \frac{\mu_{p}}{qN_{a}}$$

 $\overline{}$ 

and *n*-type:

$$\mu_p = \frac{\rho_p}{qN_a}$$

With the same notation as in the previous slides



# **Monolithic Pixel Detectors**

#### Sideward depletion

- Charge confined by potentials generated by doping concentration
- Silicon drift chamber is one example

#### DEPFET (Depleted FET)

 Monolithic pixel integrating charge amplification and R/O on detector substrate

#### MAPS (CMOS active pixels)

 Use standard CMOS technology for pixel detector

#### Advantages

 Low noise, low power, low material budget, small pixels

#### Disavantages

 Limited radiation hard, slow timing, R/O architecture

#### Origin

- Sideward depletion E. Gatti & P.Rehak, 1984 [Ref.1]
- DEPFET J.Kemmer & G. Lutz, 1987 [Ref.2]
- MAPS (CMOS) R. Turchetta et al., 2001 [Ref.3]



### **Sideward Depletion**



© G. Lutz [ref. c]

#### Standard Pixel Detector

Depletion by back bias

#### Sideward detector

Depletion from side bias

#### Double side junction

- Moderate side bias
- Partially depleted detector

- Increase side bias to fully deplete
- Valley for electrons created by positive potential

# DEPFET

#### Sideward depletion when

- diodes are located on both sides of a wafer
- substrate contact, located on the side, is polarized in the reverse bias direction with respect to the large-area diode junction
- A potential minimum for majority carriers (electrons in n-type silicon) forms between the two diode junctions.

#### MOS transistor

- A standard MOS enhancement-type transistor built on top of the bulk
- Conductivity of the channel steered not only by the gate voltage but also by the bulk potential.

#### DEPFET detector

- Bias applied on back side minimum valley moves toward FET channel
- Holes moves toward back side
- Electrons toward the potential valley
- Mirrored charge in the FET gate open the channel and current flows.
- Positive signal applied to Clear electrode moves away electrons from valley and close the FET channel



© L.Rossi et al. [ref. b]

# How does a DEPFET Work?

© N.Wermes, 9th "Trento" Workshop, Genova 2014



A charge q in the internal gate induces a **mirror charge**  $\alpha$ q in the channel ( $\alpha$  <1 due to stray capacitance). This mirror charge is compensated by a change of the gate voltage:

 $\Delta V = \alpha q / C = \alpha q / (C_{ox} W L)$ which in turn changes the transistor current I<sub>D</sub>.

#### FET in saturation:



 $I_d$ : source-drain current  $C_{ox}$ : sheet capacitance of gate oxide W,L: Gate width and length  $\mu$ : mobility (p-channel: holes)  $V_g$ : gate voltage  $V_{th}$ : threshold voltage

#### **Conversion factor:**

$$g_{q} = \frac{dI_{D}}{dq_{S}} = \frac{\alpha\mu}{L^{2}} \left( V_{G} + \frac{\alpha q_{S}}{C_{OX}WL} - V_{th} \right) = \alpha \sqrt{2 \frac{I_{d}\mu}{L^{3}WC_{OX}}}$$

$$g_q = lpha \frac{g_m}{WLC_{OX}} = lpha \frac{g_m}{C}$$

q

# How does a DEPFET work?



**mirror charge**  $\alpha$ q in the channel ( $\alpha$  <1 due to stray capacitance). This mirror charge is compensated by a change of the gate voltage:

 $\Delta V = \alpha \ q \ / \ C = \alpha \ q \ / \ (C_{ox} \ W \ L)$ which in turn **changes the transistor current I**<sub>D</sub>. • Internal amplification g<sub>q</sub>~ 500 pA/e<sup>-</sup>

drain

- Small intrinsic noise
- Sensitive off-state, no power consumption

# **MAPS – Junction Collecting Element**

- Collect charge by diffusion and then by drift near the electrode
- Standard CMOS technology, high resistivity p<sup>-</sup> epitaxial substrate

#### DIFFUSION

 $\sigma_{y} = \sqrt{2Dt} = \sqrt{2\mu t \frac{kT}{q}}$ 

Where D (diffusion coefficient) is given by (Einstein relation):





#### CHARGE COLLECTION - POTENTIAL "MIRROR"

Doping concentration create potentials

$$\Delta V = \frac{kT}{q} \ln \left( \frac{N_{p++}}{N_{p-}} \right) = 26 \ln \left( \frac{\sim 10^{19}}{\sim 10^{12}} \right) [mv] \approx 300 [mv]$$

Charge confined by potentials diffuse to electrode



HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

## **Consideration on MAPS R/O**

#### Typical architecture:

Rolling shutter

#### How it works?

- Sequential R/O by rows
- Correlate double sample (CDS) to compensate leakage current and effect of reset pulse



#### Comments

- 3-transistors cell R/O → small pixel
- Sequential  $R/O \rightarrow slow$



# **Considerations on Monolithic Pixels**

#### Monolithic pixels (examples shown) works because:

- Small charge ~1000 e<sup>-</sup> compensated by small detector capacitance (~5 fF) gives small noise (~5 eV).
- Long integration time allows collection by diffusion, if carriers have long enough diffusion length
   L<sub>n</sub>: little trapping centres (low enough doping and limited damage from radiation)



Lifetime **t**<sub>n</sub> and diffusion length **L**<sub>n</sub> of electrons in p-type Si vs. acceptor density

Ref.: Tyagi and Van Overstraeten [1983]

To overcome radiation effect...

# ... add Drift $\rightarrow$ HV-CMOS<sup>(\*)</sup>

*Go to High Voltage (HV) CMOS technology to add V<sub>bias</sub> (drift field). Features:* 

- Designed for (V<sub>bias</sub>) 50 100 V isolation between transistors and to substrate
- Minimum feature size (technology node): 180 (with shrink 160 μm).
- Gate oxide < 4nm (180 nm technology)  $\rightarrow$  radiation tolerant
- Available medium / high substrate resistivity:  $\rho = 100 \div 3000 \,\Omega$ cm

(\*) Sometimes called HV/HR-CMOS – HR = High Resistivity



Depletion depth (d):

$$d \propto \sqrt{
ho V_{bias}}$$

d: few tens of micron Substrate can be fully or partially depleted

How to fit architecture



# **Architecture for (HL-) LHC Data Rates**

#### ATLAS example

- Hit inefficiency rises steeply with L
- Bottleneck: congestion in transmission from pixels to chip periphery
- Solution: local storage in the pixel array
- > 99% of hits not triggered! Do not move

#### Chip design considerations

- Memory, pointers and logic in each pixel
- LHC: 250 nm  $\rightarrow$  HL-LHC: LHC 65 nm

pixels

HV-CMOS not suitable for R/O architecture

Local Buffers

trigger



Column pair bus

Sense amplifiers

End of column

buffer 64 deep

FE-I3 Column pair

Data transfer clocked at 20MHz

trigger

Buffer &

# HV / HR – CMOS Pixels in ATLAS

#### *How to match HV/HR-CMOS with R/O Architecture for (ATLAS/CMS) at HL-LHC?*

- Hybrid solution:
  - HV/HR-CMOS with pre-amplifier/discriminator (100<sup>th</sup> transistors / pixel)
  - Pixel chip with trigger/data handling (1000<sup>th</sup> transistors / pixel)
- Electrical connection... like usual hybrid pixels: bump-bonding, but other options are available...
- As capacitive coupling...

#### Why capacitive?

- Passive sensors need diode biasing from amplifier other than for collecting charge: AC coupling is (almost) not an option.
- Capacitive coupling it might be cheaper: glue and alignment looks easier.

Can it work?...



# Why Capacitive Coupling Works?

#### Parallel plate capacitor



Example:

Square pads 20 x 20  $\mu$ m<sup>2</sup>, 5  $\mu$ m spacing dielectric with  $\epsilon_r$  = 3.8 C = 2.7 fF (C = 4.2 fF with edge effect<sup>(\*)</sup>)

(\*) <u>http://chemandy.com/calculators/rectangular-capacitor-calculator.htm</u>



HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

# **Coupling Capacitance – 3D Simulation**

#### *Coupling capacitance evaluation with 3D electromagnetic simulation (ID3D)*

<u>Example</u>: 25 μm (diagonal) octagonal pads with 50 μm pitch and 5 μm glue



HV/HR-CMOS (Sensor) Ground

HV/HR-CMOS (Sensor) pads 5µm EPOTEK\_301-2 (No. 2 substrate layer) FE-I4 pads

FE-I4 (\*) Ground



HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

### **Controlled Glue Thickness**

#### Controlled Glue Procedure

- Deposit uniform layer of SU8 photoresist on R/O chip wafer (or single chip) by spinning – tune for 5µm layer by controlling RPM speed
- Patter pillars using lithographic process .



Speed (RPM)

Spin SU-8 photoresist

Pattern pillars by mask

**R/O CHIP** 

Glue deposition

© V. Ceriale, A. Rovani, Genova, IT



# **HV/HR-CMOS & CCPD CHIPS**

# HV/HR-CMOS & CCPD

*New detector concept: best of MAPS and Hybrid Pixels (for ATLAS/CMS at HL-LHC)* 

- Charge collected by drift vs. diffusion: Depleted MAPS (DMAPS)
- Sensor HV/HR-CMOS chip Capacitively Coupled to R/O chip: Capacitively Coupled Pixel Detector (CCPD)



HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

#### CCPD



# **Sub-pixel Encoding**



# **TOT Encoding**



HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

















HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

© Eva Vilella, Liverpool, UK





OUT

Out

**Folded Cascode:** 

is a two-stage amplifier composed of a transconductance amplifier followed by a current buffer.



HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

# **TECHNOLOGY IMPLEMENTATION**

# CMOS: 2 vs 3 Wells

#### CMOS with twin or triple wells



#### CMOS with additional implants



#### Electronics outside charge collection well

- Very small sensor capacitance → low power
- Potentially less rad. hard (longer drift lengths)
- Full CMOS with additional deep-p implant

#### Electronics inside charge collection well

- Collection node with large fill factor → rad. hard
- Large sensor capacitance (DNW/PW junction!)
   → x-talk, noise & speed (power) penalties
- Full CMOS with isolation between NW and DNW

# **Something Better: Buried n-well**

Technology with buried n-well

- Better isolation for p-type transistors (lower cross-talk)
- Less capacitance of detecting element.



# **Existing and planned Silicon**



ATLAS working on HV/HR-CMOS demonstrators – silicon by end 2015

- Pixel modules with FE-I4 having reasonable size (1÷2 cm<sup>2</sup>)
- Designs undergoing on 5 technologies / 4 foundries
- Qualification for ATLAS: >50 Mrad (TID) and 1x10<sup>15</sup> neq/cm<sup>2</sup> (NIEL), eff.>95%

HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

# Pixel Detectors – How put things together



Detector as it is done now: Diode based pixel sensor bumpbonded to readout ASICs Present development: CMOS pixel sensor capacitively coupled to readout ASICs With TSVs CMOS pixel sensor with backside contacts capacitively coupled to readout ASICs

# Why not Proximity Transmission?

The HV-CMOS, differently from a passive sensor, has internally digital elements to configure (amplifiers settings, discriminator threshold).

For CCPD looks natural to transmit from HV-CMOS to R/O chip by proximity

 A lot of work exist in this field using inductive and capacitive coupling

This could used instead of TVS (Through Silicon Vias) for all the configuration signals lines.

*Remains to find a solution for power and ground:* 

TAB bonding? Conductive glue?



*From CCPDv2* 

# **EXPERIMENTAL RESULTS**

### IV Curves

#### Example of IV curves for CCPD chip (AMS H180 technologies)

- operational currents are below 1nA
- Probed only HV and GND pads

<u>Reminder</u>: AMS H180 technology has low resistivity substrate –  $10 \div 30 \mu m$  depletion @100 V



© M. Caloz @ 10-th "Trento" Workshop, 2015.

# **CCPDv2 IV after Irradiation**

IV after neutron irradiation, up to  $10^{15} n_{eq}$  cm<sup>-2</sup> and  $10^{16} n_{eq}$  cm<sup>-2</sup>, measurements at room temperature



A.Miucci et al. IWORID2013 [Ref.5]

HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

Pulse amplitude at the preamplifier out for 1 V injected-pulse after X-ray irradiation up to 100 MRad of a CCPDv2 prototype chip



A.Miucci et al. IWORID2013 [Ref.5]

HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova

### **Test Beam Results - Efficiency**



# **Efficiency Map**

Efficiency of unirradiated and irradiated CCPDv2

Global efficiency recorded by 12 x 16 FE-I4 pixels



# **Transient Current Technique (TCT)**



### **TCT: Results on CCPDv2**



### Edge-TCT, CCPDv2, irradiated with neutrons



Charge collection region larger at high fluence

# Conclusion

HV-CMOS are a (relatively) new in detector technology

- Specially with HR substrate and used for CCPD
- HV-CMOS detectors are still in the infancy but with big promises
- ATLAS is serious about them and demonstrators will be available in 2015
- They could be a cheap alternative to hybrid pixel detectors for the upgrades of ATLAS and CMS at the HL-LHC.

### References

#### BOOKS

- a. H. Spieler, Semiconductor Detector Systems, Oxford University Press, 2005
- b. L.Rossi, T.Rohe, P.Fischer and N.Wermes, **Pixel Detectors From Fundamentals to Applications**. Springer, 2006.
- c. G. Lutz, Semiconductor Radiation Detectors Device Physics. 1<sup>st</sup> ed. Springer, 2007

#### ARTICLES AND PROCEEDINGS

- 1. E.Gatti and P.Rehak, Semiconductor drift chamber: An application of a novel charge transport scheme. Nuclear Instr. and Meth. in Physics Research 225, 3 (9 1984), 608–614.
- 2. J.Kemmer and G.Lutz, Low capacitive drift diode. Nucl. Instr. & Meth. A253 (1987) 378-381
- 3. R.Turchetta et al., A monolithic active pixel sensor for charged particle tracking and imaging using standard VLSI CMOS technology. Nuclear Instr. and Meth. in Physics Research A 458, 3 (2001), 677–689.
- 4. L.Blanquart, A.Mekkaoui, V.Bonzom, and P.Delpierre. **Pixel analog cells prototypes for ATLAS in DMILL** *technology*. Nucl. Instr. and Meth. A 395 (1997) 313–317.
- 5. A. Miucci et al. Radiation-hard active pixel sensors for HL-LHC detector upgrades based on HV-CMOS technology. JINST 9 (2014) C05064.
- 6. Arka Majumdar et al. Alignment and Performance Considerations for Capacitive, Inductive, and Optical **Proximity Communication**. IEEE TN ON ADVANCED PACKAGING, VOL. 33, NO. 3, AUGUST 2010.

#### CONFERENCES AND WORKSHOPS (most recent)

- CPIX2014 Workshop on CMOS Active Pixel Sensors for Particle tracking, 15-17 Sept 2014, Bonn, Germany. <u>http://cpix14.org</u>
- 10<sup>th</sup> "Trento" Workshop on advanced Silicon Radiation Detectors, 19-21 Feb 2015, Trento, Italy. http://indico.cern.ch/event/351695/

# **BACKUP SLIDES**

# MAPS R/O - CDS

The principle of a CDS shaper is shown in Figure. Input signals are superimposed on a slowly fluctuating baseline.

To remove the baseline fluctuation signal is sampled at beginning and after integration time. Pedestal is then subtracted to signal.



HV-CMOS Pixel Detectors, G. Darbo – INFN / Genova