MONOLITHIC PIXEL DETECTORS FOR HIGH ENERGY PHYSICS

Walter Snoeys

Acknowledgements

- Collegues in ESE group and Alice Pixel & ITS, LHCb RICH, NA57, WA97, RD19, TOTEM and LePIX Collaborations
- S. Parker, C. Kenney, C.H. Aw, G. Rosseel, J. Plummer
- E. Heijne, M. Campbell, E. Cantatore, R. Dinapoli...
- K. Kloukinas, W. Bialas, B. Van Koningsveld, A. Marchioro...
- A. Potenza, M. Caselle, C. Mansuy, P. Giubilato, S. Mattiazzo, D. Pantano, A. Rivetti, Y. Ikemoto, L. Silvestrin, D. Bisello, M. Battaglia
- P. Chalmet, H. Mugnier, J. Rousset
- T. Kugathashan, C. Tobon, C. Cavicchioli, L. Musa, P. Riedler, M. Mager, M. Keil, G. Aglieri, P. Yang, D. Kim, S. Lee,...
- A. Dorokhov, C. Hu, H. Pham, C. Colledani, M. Winter
- I. Peric
- The school organizers for the invitation





MONOLITHIC DETECTORS: DEFINITION



Integrate the readout circuitry – or at least the front end – together with the detector in one piece of silicon

The charge generated by ionizing particle is collected on a designated collection electrode



MONOLITHIC DETECTORS

- Motivation:
 - Easier integration, lower cost, possibly better power-performance ratio
 - Promising not only for pixel detectors, but also for full trackers
 - Potential of strong impact on power consumption and hence on material in high energy physics experiments
- Difference between high energy physics and traditional imaging:
 - single particle hits instead of continuously collected signal
- Now in two experiments:
 - DEPFET pixels in Belle-II
 - MAPS in STAR experiment

both relatively slow (row by row) readout, not always applicable

 Not yet in LHC, adopted for the ALICE ITS upgrade and considered for CLIC/ILC

DEPFET (MPI MUNICH) an example of a special technology



- An annular PFET on top of a fully depleted substrate (back side junction).
- A potential well under the gate area collects the charge generated in the substrate.
- The potential of this potential well changes with collected charge and modulates the PFET source-drain current.
- Charge collection continues even if DEPFET is switched off.
- Clear gate allows reset of the potential well.
- The readout can occur via the source (voltage out), or via the drain (current out)
- Very small collection electrode capacitance, allows high S/N operation.
- Need steering and rest of readout off chip or on another chip.

MONOLITHIC ACTIVE PIXEL SENSORS (MAPS)



CERN

- Commercial CMOS technologies
 - Very few transistors per cell
- Pixel size : 20 x 20 micron or lower
- Charge collection by diffusion, more sensitive to bulk damage (see next slides)
- Serial readout, slower readout
- Time tagging can be envisaged but would like to have faster signal collection, and will need extra power.



MAPS SENSOR CHIP in STAR experiment

Data taking March-June 2014







First MAPS system in HEP MIMOSA28 (ULTIMATE) chip IPHC Strasbourg :

- Twin well 0.35 µm CMOS
- High resistivity (> 400 Ωcm) 15 µm epi
- Readout time 190 µs
- TID 150 krad
- NIEL few 10¹² 1 MeV n_{eq}/cm²



MONOLITHIC SENSORS

Main challenge for improvement:

need combination of:

- tolerance to displacement damage (depletion)
- very low capacitance collection electrode or high Q/C
- integration of complex circuitry without efficiency loss
- keep using commercial technology



Collection by diffusion : ex standard MAPS



Need collection by drift for radiation tolerance beyond a few 10¹³n_{ea}/cm²!



Drift vs diffusion- influence on cluster size

Measurement on LePIX prototypes (50x50 micron pixels !)



- Diffusion: at zero bias, incident protons generate on average clusters of more than 30 50x50 micron pixels.
- Drift: for significant reverse bias (60V) cluster reduced to a few pixels only



LOW POWER IS KEY TO LOW MASS

- Cables, cooling etc... represent significant fraction of the material in the detector, and material in the tracker has to be minimized
- Limit for future upgrades
- Power consumed at CMOS voltages, so kW means kA



Example, currently installed at LHC:

Roman Pot in the TOTEM experiment:

- ~ 6A @ 2.5 V
- ~100m 2x16mm² cable
- 26kg of Copper for ~ 15 W



THE CMS TRACKER BEFORE DRESSING





... AND AFTER





33 kW in the detector ... and as much in the cables !





A. Marchioro / CERN





A. Marchioro / CERN

Tracker power and material budget





THE ALICE ITS UPGRADE PROJECT

Replace the inner tracking system with an entirely new detector in 2018-2019 ALICE-TDR-17/CERN-LHCC-2013-024

- impact parameter resolution by a factor 3 in rφ, 5 in z
- standalone tracking efficiency and p_T resolution at low p_T
- New Layout 7 layers, 12.5 Gpixels in ~ 10 m^2
 - X/X₀ 0.3 % (innermost layers)
 - Pixel size: O(30x30) µm²
 - Inner layer radius 22 mm

Parameters

- Chip: 15 mm x 30 mm x 50 μm
- Spatial resolution ~ 5 µm
- Power density < 100 mW/cm²
- Integration time < 30 µs
- Max required radiation tolerance : TID 700 krad & NIEL10¹³ 1 MeV n_{eq}/cm²



Thin sensors, high granularity, large area, moderate radiation

Monolithic silicon pixel sensors



ALICE ITS UPGRADE: MATERIAL BUDGET: INNER BARREL





Mechanics: C. Garguilo et al (see also his ECFA 2014 presentation)

ALICE ITS UPGRADE: MATERIAL BUDGET OUTER BARREL





Mechanics: C. Garguilo et al (see also his ECFA 2014 presentation)

Low power for low material

- Power consumption : 3 components
- Analog:
 - Determined by collected charge over capacitance (Q/C) in the pixel => pixel sensor optimization
- Digital:
 - Determined by on-chip architecture & cluster size
- Data transmission off-chip:
 - Clustering algorithm important to reduce data on-chip
 - Very high granularity will increase number of bits per hit, but not more than ~2x



ANALOG POWER CONSUMPTION



In weak inversion (WI):

 $g_m \sim I$ $dv_{eq}^2 = (K_F/(WLCox^2 f^{\alpha}) + 2kTn/g_m)df$

In strong inversion (SI) :

$$g_m \sim \sqrt{I}$$
 $dv_{eq}^2 = (K_F/(WLCox^2 f^{\alpha}) + 4kT\gamma/g_m)df$



Noise sources in a FET



PMOS

NMOS

Note : Radiation tolerance (0.25 µm CMOS) ! Deeper submicron generally even more rad tolerant



Signal to noise ratio and analog power consumption

$$\frac{S}{N} \sim \frac{Q/C}{\sqrt{gm}} \sim \frac{Q}{C} \sqrt[m]{I} \sim \frac{Q}{C} \sqrt[m]{P} \text{ with } 2 \le m \le 4$$

or
$$P \sim \left\{ \frac{S}{N} \\ \frac{Q}{C} \\ \frac{Q}{C} \\ \right\}^{m} \text{ with } 2 \le m \le 4$$

stant S/N:
$$P \sim \left[\frac{Q}{C} \right]^{-m} \text{ with } 2 \le m \le 4$$

Signal charge/detector capacitance (Q/C) is THE figure of merit for the sensor determining the analog performance/power consumption and the S/N crucial for position resolution

m = 2 for weak inversion up to 4 for strong inversion



For con

W. Snoeys - Tracking detectors for FCC-hh

High Q/C for low analog power



MONOLITHIC ACTIVE PIXEL SENSOR FOR THE ALICE ITS UPGRADE

Replace the inner tracking system with an entirely new detector in 2018-2019 ALICE-TDR-17/CERN-LHCC-2013-024

Thin sensors (50 μ m), high granularity (~30 x 30 μ m²), large area (10 m²),

moderate radiation (TID 700 krad & NIEL10¹³ 1 MeV n_{eq}/cm²)

➔ Monolithic silicon pixel sensors

Technology choice

TowerJazz 180 nm CMOS imaging process

- Deep Pwell
- Gate oxide < 4 nm good for TID
- 6 metal layers
- 15...40 µm 1...8 kΩcm epitaxial layer
- Epi not fully depleted
 Chip development
- Since end 2011, 4 MPWs and 4 engineering runs, 5th to be submitted in April.
- Small scale prototypes for sensor optimization and radiation tolerance verification
- Full scale prototypes recently fabricated: lab and beam tests ongoing also on:
 - irradiated



- thinned devices
- thinned devices soldered on flex



RADIATION TOLERANCE



Example: SNR of seed pixel measured with MIMOSA-32 ter at the CERN-SPS at two operating temperatures, before and after irradiation with the combined load of 1 Mrad and 10¹³ 1 MeV n_{eq}/cm²

MISTRAL

- Rolling shutter: evolution of STAR like development
- MISTRAL full scale prototype functional
 - lab tests promising, ENC 15-20e
 - preparing for test beam
- Beam test results:







Efficiency above 99 % with fake hit rate below 10⁻⁵ achievable ²⁶

ALPIDE IN ALICE ITS UPGRADE

ALPIDE

Q/C > 80mV (>0.2fC/2.5fF = 80mV) spread over a few pixels

(18 µm collection depth and 2.5fF with charge on a single pixel)

- Q/C optimization allowed in-pixel amplifier/comparator ~ 40nW (~5 mW/cm²)
- Hit driven readout (priority encoder)
- Final chip expected ~150 mW/chip or < 40 mW/cm² (note important fraction of digital)
 Soldering pads





⁵⁵Fe SOURCE MEASUREMENT (5.9 keV photons)

Measurement with ⁵⁵Fe source (5.9 keV photons)



Entire chip (apart from 1 bad column) sees source.
Difference between 4 different pixel types as expected; for line-structure see next slide



RADIOGRAPHY OF WIREBONDS





THINNED ALPIDE SOLDERED ON FLEX





- Behavior similar as before thinning
- Band structure reflects different design options in the prototype chip
- Noise << Threshold spread ~ 18 e

Top-view

POSITION RESOLUTION AND CLUSTER SIZE



 σ_{det} < 5 μm is achieved with sufficient margin of operation

- Measurements at PS: 5 7 GeV π
- Results refer to 50 μm thick chips: non irradiated and irradiated with neutrons 0.25 x 10¹³ and 10¹³ 1MeV n_{eq} / cm² (10 x load expected in 6 years)



EFFICIENCY AND FAKE HIT RATE

CÈRN

ALICE

ALICE © CERN





DIGITAL SIGNAL by further optimization ?



Slope in weak inversion 60-90 mV/decade, for lon/loff=10⁴ on a single pixel => 250-360mV Would practically eliminate analog power consumption



(TOO) SIMPLE SIMULATION

~ 300mV at input with 2 nA total standby current (1nA in input transistor) =>

Just to demonstrate that very large Q/C offers speed and low standby current...

 $1nA/pixel = 1mA/cm^2$ for $10\mu m \times 10\mu m$ pixel





NOISE FOR LONGER INTEGRATION TIMES

For integration times of many tens of microseconds:

- Noise often leakage current dominated (shot noise), but significant progress (4T cells, leakage reduction)
- Impressive noise numbers (ENCs of ~1 e or even below using multiple sampling of reset and signal level)
- For high energy physics longer integration times not always applicable, also investigating different architectures for lower power (see next slides)



Binary Front End + Architecture : eg Priority Encoder





Binary Frontend (~ 40nW or ~5mW/cm² for 28x28 micron pixels) allows other readout architectures

Signal routing on 4 metals instead of 6 to accommodate the pads over the matrix.

0.18 micron technology, much smaller if in finer linewidth technology -> 10 x10 micron ...

Radiation tolerance sufficient for Alice,

expect much better if full depletion of the epitaxial layer would be reached


ARCHITECTURE FOR SIMPLE IN-PIXEL CIRCUIT



- P. Giubilato Pixel 2012 : Orthopix
- Reduce number of signals using projections (also reduce power !)
- Avoid clock tree in the matrix
- Minimize ambiguities by requiring orthogonal projections (maximize information)
- No inefficiencies, but ambiguities at large occupancies
- Purity = percentage of hits that can unambiguously reconstructed in one layer
- Avoid clock tree in the matrix

For 4 projections reduction from N² to 4N



PURITY OF RECONSTRUCTION



DATA TRANSMISSION ON-CHIP

- Example FCC-hh: inner layer: 30 bits/cluster * 6.4 clusters/cm² * 200 MHz = 40 Gb/s/cm²
- On-chip (even over some parallel lines) over a distance of 1 cm:
 - Required power = f*CV² = 40Gb/s * 1cm * 0.2fF/um * 1V²

= 40Gb/s * 2pF * 1V² = 80 mW...

- Clock tree power = 200MHz * 1000 * 2pF * 1V² = 400 mW -> power prohibitive if clock is distributed to every pixel
- Need to :
 - optimize data transmission even on-chip
 - avoid distributing the clock to every pixel
- Between chips for the outer layers
 - Need chip-to-chip communication
 - Data rate much less critical, but noise occupancy can easily dominate data rate



POWER OPTIMIZATION OF ON-CHIP DATA TRANSMISSION

- In the previous example 30 bits/cluster over 1 cm = 80 mW
- For orthopix 4 bits/hit pixel, if on average 2 pixels hit/cluster= 8 bits per cluster instead of 30 bits => power reduction by a factor 4
- Very deep submicron CMOS can offer very large line densities. This can be exploited to reduce power consumption, but more work is necessary.
- Line density decreases drastically going off-chip, need some type of serialisation, and work on power, see next slide



DATA TRANSMISSION OFF-DETECTOR

- Present developments for HEP: significant power penalty to be SEU robust
 - P. Moreira et al. : Low Power GBT :

500mW for 9.6Gb/s (65nm) (GBT 2 W(130nm)) (including many features)

• V. Gromov et al. : Velopix: (TWEPP2014)

60 mW for 5.12 Gb/s transmission (+ PLL 30 mW) over 70 cm flex (130nm)

• TDCpix (NA62):

4*87mW (serializer) + 110 mW (PLL) for 3x3.2=12.8 Gb/s (130nm) TDCpix (NA62):

General R&D making good progress:

ISSCC 2013 / SESSION 2 / ULTRA-HIGH-SPEE

2.6 A 32-to-48Gb/s Serializing Transmitter Using Multiphase Sampling in 65nm CMOS

Amr Amin Hafez, Ming-Shuan Chen, Chih-Kong Ken Yang

University of California, Los Angeles, CA

Block	Power (mW)	Fraction (%)		
VCO	26.6	30.2		
Divider Chain	18	20.5		
Buffer/PFD/CP	2	2.3		
Predriver/Driver	26.4	30		
Serializer	15	17		
Total	88	100		

Important: data concentration & physical volume for material budget

TOWARDS MORE RADIATION TOLERANCE IN MONOLITHIC

Epitaxial layer in the ALICE ITS sensor is not fully depleted resulting in moderate radiation tolerance

For higher radiation tolerance (and speed): full depletion, charge collection by drift

- Junction on the front with circuit in a well: in principle possible, but requires high circuit well voltage and ac coupling. Easier with simple circuit. (eg: Dulinski et al (IPHC/Bonn) Pegasus: CPIX14)
- Circuit in collection electrode: cfr HV/HR CMOS (see next presentation) or Lepix, radiation tolerance demonstrated, but need simple circuit to maintain reasonable C (can only include front end and put rest of the circuit in separate readout chip).
- Junction on the back side: works (slides 48-50), but incompatible with standard foundries. Now some processing alternatives become available, but radiation tolerance and termination of the back side junction still needs verification (eg. S. Lauxterman, IPHC/Bonn ESPROS, RAL TowerJazz...: CPIX14)
- Silicon on Oxide: significant progress, challenges: charging of the oxide, circuit-sensor interaction (eg: Y. Arai et al. Lapis and CERN/Bonn XFab: CPIX14)



Essential to maintain good Q/C for low power consumption (otherwise not realistic for the outer layers)

DEVICE DESIGN challenge

Collect only on collection electrode, not elsewhere

Pwell Collection Electr



- Additional N-diffusion will collect and cause loss of signal charge
- → Need wells to shield circuitry and guide charge to the collection electrode for full efficiency

Pwell Nwell With collection circuitry electrode

Psubstrate

Wells with junction on the front

- Uniform depletion with small Nwell and large Pwell difficult
- Large fields or important diffusion component (MAPS)

Nwell with circuitry Psubstrate Back side N diffusion

Wells with junction on the back. Need full depletion



No shielding well



- G. Vanstraelen (NIMA305, pp. 541-5_{40, เอย}า)
- V. Re et al., superB development: Nwell containing PMOS transistors not shielded





JUNCTION ON THE FRONT example PEGASUS





Counts



180nm CMOS (Tower)
Various types of epi in submission
Test result shown on 18 µm thick epi
25 x 25µm² pixels
Matrix - 56x32 with 4 versions of pixels

- Two source followers
- Two amplifiers
 High biases
 ENC 25 e-

M. Kachel CPIX14 Bonn

FULL DEPLETION FOR RADIATION HARDNESS



All circuitry in the collection electrode

- Can be done in any CMOS technology with deep Nwell (triple well)
- Apply high reverse substrate voltage (eg -60 V)
- Well protects transistors from HV

ERN

- Charge is collected by drift, good for radiation tolerance
- Risk of coupling circuit signals into input
- In-pixel circuit simple in small collection electrode for low C by
 - 'rolling shutter' readout as in MAPS,
 - special architectures (eg LePIX), or





HV CMOS with deep N-well collection electrode

- Implemented in 0.18 and 0.35 µm CMOS
- Substrate resistivity low 10 Ωcm
- High reverse substrate voltage (eg -100 V)
- ~ 14 µm homogeneous depletion
- Charge is collected by drift, tests with glue bonded FEI4 indicate radiation tolerance up to 10¹⁶ n_{eq}/cm²
- Can either have simple circuit in monolithic or more complex using glue bonding

Cfr G. Darbo's presentation







FULL DEPLETION WITH JUNCTION ON THE BACK

Pwell Collection Electrode



- Need full depletion
- Double-sided process for junction termination, not really compatible with standard foundries





C. Kenney, S. Parker (U. of Hawaii), W. Snoeys, J. Plummer (Stanford U) 1992 Only a few V on the Nwell diverts the flow lines to the collection electrode



Vnwell = 0 V



Vnwell = 2 V 48

Point resolution: larger pitches

 $2 \,\mu$ m CMOS



 $125 \,\mu$ m



34 µm

C. Kenney et al. NIM A 342 (1994) 59-77

Point resolution: larger pitches







CÉRN

Point resolution: tracks at an angle



Average of extreme pixels in the cluster gives better results In this case signal (and S/N) for a single channel reduces with track inclination



C. Kenney et al. NIM A (1994) 258-265

SINGLE POINT RESOLUTION

- Thick detectors have approached ~ 1µm point resolution using analog interpolation with better signal to noise than thin detectors due to a larger signal and the more prominent charge sharing, but position resolution often reduces for severely inclined tracks due to the reduced S/N.
- Thinner detectors may need increased granularity to achieve such resolution, especially with binary readout on the condition they achieve sufficient S/N. The evolution of CMOS technology should provide sufficient density for granularities of 10x10 microns or even less.
- Unless S/N is very large, detector depth and pixel pitch should be comparable to avoid S/N degradation and hence resolution for inclined tracks.
- High granularity realistic over large surface ? -> main challenge is digital power consumption



OTHER WAYS TO OBTAIN JUNCTION ON THE BACK



Fíníshed CMOS wafer on _v hígh resístívíty



Wafer thinned to 50 um



Thinned wafer with anti-reflective coating



Chíp mounted ín camera

Example: post CMOS wafer thinning & back-side processing

S. Lauxterman CPIX14

- several similar developments
- other possibility epi of opposite type as substrate
- In general:
 - Watch die edge/junction termination
 - Radiation tolerance to be investigated/confirmed



Image (raw data)

Silicon on Insulator (SOI)



Y. Arai et al

Very impressive technology development ... offers good Q/C

BOX causes reduced radiation tolerance, double BOX likely to improve this.



Just a few remarks on PROCESSING

- CMOS standard processing now on 200 or 300 mm diameter wafers
- Processing very high resistivity silicon has some particularities:
- High resistivity (detector grade) to be found at larger diameter
- Float-zone silicon has many less impurities/defects than Czochralski. These defects pin down dislocations, rendering the material more robust. Float-zone material is MUCH MORE FRAGILE
- Several process steps can introduce impurities increasing detector leakage
 - Work at higher leakage current (often quickly dominated by radiation induced leakage anyway)
 - Try to make certain steps cleaner
 - Use gettering techniques, which during processing render defects more mobile and provide traps for these where they are no longer harmful.

More technologies interesting for particle detectors become available also with high resistivity epitaxial layers 3D assembly might provide 'holy grail' of monolithic significant progress recently(eg SOI development, quadruple well technology)



MONOLITHIC DETECTORS

- Clearly have transformed the world of photography and imaging in general
- Very significant progress even recently, eg subelectron noise by multiple correlated sampling (eg. S. Kawahito, pixel2012).
- Presented noise performance, the possibility to simulate and design the device, different approaches for the device, the influence of reverse bias on radiation tolerance and cluster size
- In High Energy Physics:
 - Already adopted for two experiments (Belle-II and STAR)
 - Now also adopted at LHC for ITS upgrade in Alice using quadruple well technology, less stringent requirements for radiation tolerance and speed, but high occupancy numbers
 - A possible option in CMS, in Atlas HV CMOS also considered for use as a smart sensor -> next presentation



MONOLITHIC DETECTORS for HEP

- More processes interesting for high energy physics become available
- Power consumption: Approaching digital signal from particle hit => ultimately eliminate analog power
 - Need sufficient and uniform depletion/collection depth and small collection electrode for sufficient Q/C
 - Need appropriate architecture to match or improve present day power consumption (Pixels ~200 mW/cm²,trackers ~20 mW/cm²). Clock distribution to every pixel will eat significant fraction of the total power budget
 - Need to reduce power to transmit the data off-chip, may well be ultimate limit.
- Radiation tolerance very challenging for inner layers but promising results with HV CMOS and other developments
- Not ready at the time of LHC detector construction, but might get there for some of the upgrades.



ALICE ITS UPGRADE: 12.5 Gpixels



- Construct 7 layers (3 inner layers, 4 outer layers) 10 m² from 4.5 cm² chips
- Would like to increase size of building block...





walter.snoeys@cern.ch – Legnaro, March 2015

WAFER SCALE INTEGRATION by STITCHING

Here 200 mm wafer

300 mm now ín volume productíon (10^e wafers/year/fab)



Courtesy: N. Guerríní, Rutherford Appleton Laboratory



walter.snoeys@cern.ch - Legnaro, March 2015

Think about new assembly techniques

Can we exploit flexible nature of thin silicon ?

Can we match or better approach volume production capability of semiconductor foundries (~3000 wafers a day) in our module assembly ?



Sílícon Genesís: 20 mícron thíck Sí wafer



walter.snoeys@cern.ch - Legnaro, March 2015

THANK YOU

walter.snoeys@cern.ch, PH-ESE-ME, CERN

BACKUP SLIDES



Standard charge sensitive pulse processing front end (no integration over a fixed time)



ENC: total integrated noise at the output of the pulse shaper with respect to the output signal which would be produced by an input signal of 1 electron. The units normally used are rms electrons.

<u>RESET</u>: switch or high valve resistive element

CÉRN

ANALOG POWER

'standard' front end noise equations

$$ENC_{TOT}^{2} = ENC_{d}^{2} + ENC_{f}^{2} + ENC_{0}^{2}$$
where Transconductance gm related to power consumption
hermal $ENC_{d}^{2} = \frac{4\gamma kTC_{t}^{2}}{gmq^{2}\tau_{s}}.X(n)$
 $X(n) = \frac{B(\frac{3}{2}, n - \frac{1}{2})n}{4\pi}(\frac{n!^{2}e^{2n}}{n^{2n}})$
/fnoise $ENC_{f}^{2} = \frac{KF_{F}}{C_{ox}^{2}WL}\frac{C_{t}^{2}}{q^{2}}.Y(n)$
 $Y(n) = \frac{1}{2n}(\frac{n!^{2}e^{2n}}{n^{2n}})$
hot noise $ENC_{o}^{2} = \frac{2qI_{o}\tau_{s}}{q^{2}}.Z(n)$
 $Z(n) = \frac{B(\frac{1}{2}, n + \frac{1}{2})}{4\pi n}(\frac{n!^{2}e^{2n}}{n^{2n}})$

Ref.: Z.Y. Chang and W.M.C. Sansen : ISBN 0-7923-9096-2, Kluwer Academic Publishers, 1991



t

1

S

INFLUENCE OF SHAPER ORDER N

n	1.00	2.00	3.00	4.00	5.00	6.00	7.00
X(n)	0.92	0.85	0.95	1.00	1.11	1.17	1.28
Y(n)	3.70	3.41	3.32	3.28	3.25	3.23	3.22
Z(n)	0.92	0.63	0.52	0.45	0.40	0.36	0.34

- Ref.: Z.Y. Chang and W.M.C. Sansen : ISBN 0-7923-9096-2, Kluwer Academic Publishers, 1991
- Ref. 2 : V. Radeka "Low-noise techniques in detectors" Ann. Rev. Nucl. Sci. 1988, 38, 217-77
- Ref. 3 : E. Nygard et al. NIM A 301 (1991) 506-516



SILICON PHOTONICS: A PARADIGM CHANGING TECHNOLOGY

Silicon

- Excellent optical material with high refractive index (but indirect bandgap)
- Widely available in high quality grade
- Can be processed with extreme precision using techniques from deep submicron CMOS techniques.
- So, why not build a photonic circuit in a CMOS Si-wafer

(and eventually connect it to a CMOS signal processing circuit)



SILICON PHOTONICS



First evaluations, designs and developments are now ongoing at CERN





Sarah Seif et al., TWEPP-2014

https://indico.cern.ch/event/299180/session/25/contribution/106



- P-type collection electrode covers 1/10 of the width.
- Full depletion required (otherwise short between the collection electrodes)
- At zero well bias and full depletion punchthrough between Nwell and Ndiffusion on the back





- A few volts on the well (with 65 V on the back) diverts all flow lines to the collection electrode because a potential barrier is formed underneath the well.
- The back side to Nwell current drops by orders of magnitude as the punchthrough is eliminated.





 Increasing the well bias increases the potential barrier and moves the potential valley deeper into the substrate





 Increasing the well bias increases the potential barrier and moves the potential valley deeper into the substrate





Operational limits


Silicon Avalanche Diodes





Single photon avalanche diodes (SPAD) E. Charbon et al ISSCC 2011

Large and fast signals, radiation tolerance to be investigated further TOTEM experiment is looking at avalanche photodiodes as one of the possibilities to try to reach 10 picoseconds in its Roman Pots One nice development by Sebastian White et al.(separate APD matrix)

