

#### PHYSICS AT EXTREME SCALE

Peter Messmer

NVIDIA Co-Design Lab @ ETH Zurich

# NVIDIA CO-DESIGN LAB AT ETH ZURICH

• Foster collaboration between scientific user community and NVIDIA

- Get input from real-world hybrid applications
- Support community in design decisions

- Opened on November 1, 2013
- Located on ETH Zurich campus (Science City & Center)

www.nvidiacodesignlab.ethz.ch

Similar labs at Julich, Cambridge, ..



# FOCUS AREAS OF COE AT EXTREME SCALES


**Particle Physics** 

Cosmology


Theory

Analytics

Data Acquisition




# COE APPLICATION TYPES





# RANGE OF EXTREME SCALE PARALLELISM




# HARDWARE "COVERAGE" OF COE APP SPACE

Theory Data Parallel




Analytic Ana



### ACCELERATED COMPUTING


10x Performance & 5x Energy Efficiency for HPC



# LOW LATENCY OR HIGH THROUGHPUT?

CPU architecture must minimize latency within each thread


• GPU architecture hides latency with computation from other (warps of) threads



#### GPU ARCHITECTURE: TWO MAIN COMPONENTS


#### Global memory

- Analogous to RAM in a CPU server
- Accessible by both GPU and CPU
- Currently up to 12 GB per GPU
- Bandwidth currently up to ~288 GB/s (Tesla products)
- ECC on/off (Quadro and Tesla products)
- Streaming Multiprocessors (SMs)
  - Perform the actual computations
  - Each SM has its own:
    - Control units, registers, execution pipelines, caches



# **KEPLER GENERATION OF GPUS**


#### Tesla K10



#### **Dual GK104 GPUs**

**3x Single Precision** Video, Signal, Life Sciences, Seismic

#### Tesla K20, K20X, K40



#### GK110 GPU

**3x Double Precision** CFD, FEA, Finance, Physics, etc.



#### TEGRA K1 IMPOSSIBLY ADVANCED

NVIDIA Kepler Architecture

4-Plus-1 Quad-Core A15

**192 NVIDIA CUDA Cores** 


Compute Capability 3.2

326 GFLOPS

5 Watts

### **JETSON TK1**

#### THE WORLD'S 1st EMBEDDED SUPERCOMPUTER




Development Platform for Embedded Computer Vision, Robotics, Medical

> Tegra K1 SoC CUDA Enabled \$192

JETSON TK1: UNLOCKING NEW APPLICATIONS Computer Vision Robotics Automotive Medicine Avionics

Ø,

### STRONG CUDA GPU ROADMAP




# INTRODUCING NVLINK AND STACKED MEMORY


#### NVLINK

- GPU high speed interconnect
- 80-200 GB/s
- Planned support for POWER CPUs


#### **Stacked Memory**

- 4x Higher Bandwidth (~1 TB/s)
- 3x Larger Capacity
- 4x More Energy Efficient per bit






### NVLINK UNIFIES MEMORY SPACES




#### UNIFIED MEMORY DRAMATICALLY LOWER DEVELOPER EFFORT

#### Developer View Today



#### Developer View With Unified Memory




### UNIFIED MEMORY


#### Call Sort on Pascal Call Sort on CPU Call Sort on Kepler void sortfile(FILE \*in, FILE \*out, int void sortfile(FILE \*in, FILE \*out, int N) void sortfile(FILE \*in, FILE \*out, int N) N) ł char \*data = (char \*)cudaMallocManaged(N); ł char \*data = (char \*)malloc(N); fread(data, 1, N, in); char \*data = (char \*)malloc (N); fread(data, 1, N, in); fread(data, 1, N, in); parallel\_sort<<< ... >>>(data, N); sort(data. N); parallel\_sort<<< ... >>>(data, N); fwrite(data, 1, N, out); fwrite(data, 1, N, out); cudaFree(gpu\_data); fwrite(data, 1, N, out); free(data); free(gpu\_data);

Memory Management Becomes Performance Optimization No need for opt-in allocator


# THE RIGHT TOOL FOR THE TASK



#### CUDA PROGRAMMING MODEL FOR GPUS Parallel, hierarchical, heterogeneous



# DYNAMIC PARALLELISM



# CUDA DEVELOPMENT PLATFORM

#### Productive tools and higher-level programming approaches



# C++11 IN CUDA 6.5

Experimental release in CUDA 6.5

nvcc -std=c++11 my\_cpp11\_code.cu

Support for all C++11 features offered by host compiler in host code

Currently no support for lambdas passed from host to device



# THRUST: STL-LIKE CUDA TEMPLATE LIBRARY

GPU(device) and CPU(host) vector class

```
thrust::host_vector<float> H(10, 1.f);
```

thrust::device vector<float> D = H;

Iterators

thrust::fill(D.begin(), D.begin()+5, 42.f);

float\* raw\_ptr = thrust::raw\_pointer\_cast(D);

Algorithms

Sort, reduce, transformation, scan, ...

thrust::transform(D1.begin(), D1.end(), D2.begin(), D2.end(),

thrust::plus<float>()); // D2 = D1 + D2



#### C++ STL Features for CUDA

# **GPU-ACCELERATED LIBRARIES**


#### "Drop-in" acceleration

NVIDIA cuBLAS	NVIDIA cuSPARSE	NVIDIA NPP	NVIDIA cuFFT
MAGMA Matrix Algebra on GPU and Multicore	<b>CULA</b> tools GPU Accelerated Linear Algebra	<b>GPU VSIPL</b> Vector Signal Image Processing	f(x) f(x)
ROGUE WAVE SOFTWARE IMSL Library	CenterSpace NMath	ArrayFire	C++ Templated Parallel Algorithms

# CUDNN


Deep Neural Network Library

- Pre-packaged kernels for
  - convolution, pooling, softmax
  - activations



#### developer.nvidia.com/cuDNN


#### \* Set decriptors \*



Baseline Caffe compared to Caffe accelerated by cuDNN on K40 (CPU is 24 core E5-2697v2 @ 2.4GHz)

# **OPENACC DIRECTIVES**

Hint



Your original Fortran or C code Easy, Open, Powerful


- Simple Compiler hints ullet
- Works on multicore CPUs & many core  $\bullet$ **GPUs**
- **Compiler Parallelizes code**  $\bullet$

http://www.openacc.org





### OPENACC: OPEN, SIMPLE, PORTABLE



STANDARDIZATION EFFORTS A standard C++ parallel library

std::vector<int> vec = ...

// previous standard sequential loop
std::for\_each(vec.begin(), vec.end(), f);

// explicitly sequential loop
std::for\_each(std::seq, vec.begin(), vec.end(), f);

// permitting parallel execution
std::for\_each(std::par, vec.begin(), vec.end(), f);

Complete set of parallel primitives: for\_each, sort, reduce, scan, etc.

ISO C++ committee voted unanimously to accept as official technical specification working draft

#### A Parallel Algorithms Library | N3724

Jared Hoberock Jaydeep Marathe Michael Garland Olivier Giroux Vinod Grover {jhoberock, jmarathe, mgarland, ogiroux, vgrover}@nvidia.com Artur Laksberg Herb Sutter {arturl, hsutter}@microsoft.com Arch Robison arch.robison@intel.com

> Document Number: N3960 Date: 2014-02 Reply to: Jared H NVIDIA

N3960 2014-02-28 Jared Hoberock NVIDIA Corporation jhoberock@nvidia.com

Working Draft, Technical Specification for C++ Extensions for Parallelism, Revision 1

N3960 Technical Specification Working Draft: <u>http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2014/n3960.pdf</u> Prototype: <u>https://github.com/n3554/n3554</u> 30 @ DVIDIA

#### Linux GCC Compiler to Support GPU Accelerators

#### **Open Source**


GCC Efforts by Samsung & Mentor Graphics

#### **Pervasive Impact**

Free to all Linux users

#### Mainstream

Most Widely Used HPC Compiler



"

Incorporating OpenACC into GCC is an excellent example of open source and open standards working together to make accelerated computing broadly accessible to all Linux developers. **99** 

Oscar Hernandez Oak Ridge National Laboratories





# NUMBA PYTHON COMPILER

Free and open source compiler for array-oriented Python

NEW numba.cuda module integrates CUDA directly into Python

```
@cuda.jit("void(float32[:], float32, float32[:], float32[:])")
def saxpy(out, a, x, y):
    i = cuda.grid(1)
    out[i] = a * x[i] + y[i]
```

# Launch saxpy kernel
saxpy[griddim, blockdim](out, a, x, y)


http://numba.pydata.org/





© 2014 NVIDIA Corporation. All rights reserved. NVIDIA, the NVIDIA logo, GeForce, Quadro, Tegra, Tesla, CUDA, GameStream, GeForce Experience, Iray, NVIDIA GRID, NVIDIA G-SYNC, NVIDIA Pascal, NVLink, OptiX, and SHIELD are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated. DE

# KEPLER ENABLES NVIDIA GPUDIRECT<sup>™</sup> RDMA



http://docs.nvidia.com/cuda/gpudirect-rdma

# IF YOUR APPLICATION LOOKS LIKE THIS..


# .. YOU MIGHT BE INTERESTED IN OPTIX

- Ray-tracing framework
  - Build your own RT application

- Generic Ray-Geometry interaction
  - Rays with arbitrary payloads

• Multi-GPU support





### DIFFERENT PROGRAMS GET INVOKED FOR DIFFERENT RAYS

