


# Characterization of Depleted Monolithic Active Pixel Detectors with High-Resistive CMOS Technology

Tetsuichi Kishishita ([kisisita@physik.uni-bonn.de](mailto:kisisita@physik.uni-bonn.de))

T. Hemperek, P. Rymaszewski, T. Hirono, H. Krüger, and N. Wermes




## Technological overview



- Toshiba 130 nm CMOS process
- 1.5 V core, 5 metals, high-R. p-substrate ( $\sim 2 \text{ k}\Omega\cdot\text{cm}$ )
- w/o backside processing → biasing from peripheral ring (DPW)




## Layout of the prototype chip




## 3T readout and spectrum from $^{55}\text{Fe}$



## Irradiation test with $^{90}\text{Sr}$



Input capacitance was estimated from  $^{55}\text{Fe}$  peak.



The depletion depth is ~50 um, assuming full charge collection.