



Upgrade of the ATLAS Tile Calorimeter for the High Luminosity LHC

G. Usai
U. Texas at Arlington
on behalf of the ATLAS Tile Calorimeter system

Tile Calorimeter

- is the ATLAS central hadronic calorimeter made of plastic scintillator tiles and steel.
- measure hadrons and jet energy and direction
- the scintillators are readout on both sides by two PMTs using WLS fibres
- PMTs and Front-End electronics mounted in 3 m long drawers (Super-Drawers) at the outer radius

Upgrade motivations

- The LHC upgrade in 2023 aim to a factor (5-10) luminosity increase
- better radiation tolerance is desirable
- better precision and finer granularity in the trigger to cope with increased interaction rate
- ageing of components exceeding the design lifetime
- improve the reliability
- reduce and simplify the maintenance needs including radiation exposure for personnel (ALARA)

Read-out architecture

- complete replacement of Front-End and Back-End electronics
- digital information with full granularity and precision for L0/L1 trigger levels
- pipelines moved to the BE electronics
- three FE options being investigated

Key Data Only	Present	Upgrade
Total BW	~143 Gbps	~40 Tbps
Hit Rates	254	8112
Fiber BW	448 Mbps	10 Gbps
Hit Rates	30	304
Hit Rates	1.4 Gbps	3 Tbps
Out BW/DP	2.86 Gbps	~100 Gbps
Out BW/DP	~100 Gbps	~100 Gbps

The optical interface and BE electronics

- the DaughterBoard and the ROD demonstrator prototype interface the new FE with the current ROD and Detector Control System
- 8 read-out links/super-drawer: 1+1 (redundancy) x 4 mini-drawers 10.24 (4.8) Gb/s up (down)
- Luxtera Active Optical links, 4 bi-directional channels, excellent error rate: BER < 10⁻¹⁸ (-1err/3y)
- new methods used on the DB to mitigate radiation impact: CRC, internal scrubbing and redundant logic triplication

Demonstrator prototype

- hybrid prototype to be integrated into ATLAS for evaluation of the new architecture
- full compatibility with the current system, provide both analog/digital trigger (use the 3in1 FE option)
- sROD prototype receive TTC/CANbus commands and send data back to the current ROD
- setup with a complete SD operational at CERN
- DCS integration well advanced
- calibration data (Charge Injection, LED pulses, ped) used to asses the performance

HV regulation

- two options are being investigated:
 - local HVOpto regulation (present)
 - HV remote regulation + long cables
 - active dividers are used to assure good PMT linearity in cells with large minimum bias currents

Radiation test

Subsystem	TID	NIEL	SEE
COTS Regulators	On going	Preliminary	Not needed
3-in-1	Done	Scheduled	Not needed
Main Board	On going	Preliminary	Not needed
Daughter Board	On going	Preliminary	Not needed
Modulator	On going	Preliminary	Not needed
HV_Opto	On going	Preliminary	Not needed
LVPS	On going	Preliminary	Not needed
Adders	On going	Preliminary	Not needed
Active bases	On going	Preliminary	Not needed

Front End R&D

- 3 FE board options are being investigated. Final choice after test-beam:
 - improved 3in1 FE (current system) using discrete components + separate board (MainBoard) for digitisation and servicing
 - ASIC solution (FATALIC) combining current conveyor, 3 shaping stage and 12-bits ADCs at 40 MHz
 - QJE chip from FNAL, charge integration and encoding at 40 MHz

Conclusions: a Tile demonstrator prototype was built and is being validated towards the integration into the ATLAS detector during the 2016 Christmas shutdown. Revision of many components is ongoing to improve performances. Exposure to beam test is planned during 2015/16, and the final technology choice thereafter.