A Patter Recognition Mezzanine based on Associative Memory and FPGA technology for L1 track triggering at HL-LHC

INTRODUCTION
At high luminosity LHC (5·10^34 cm^-2 s^-1), the number of interactions per bunch crossing will increase to 140 (and up to 200), and the trigger challenges due to the high pileup will be enormous.
• The silicon-based tracking information is the most effective way for pileup mitigation, if it can be made available to L1 trigger within the required latency (~5 microseconds)
• A dedicated hardware processor is hence the proposed solution to be used at L1 trigger to select interesting configurations at the 40 MHz bunch-crossing rate [1]
• The proposed CMS phase II L1 tracking trigger is conceptually organized in 48 trigger towers (6 η x 8 φ)
• Each tower is managed by an Advanced Telecom Computing Architecture (ATCA) crate. The basic card slot in each crate is the Pulsar II board [2]
The Pattern Recognition Mezzanine (PRM) is a 14.9 x 14.9 cm^2 card hosting two High Pin Count connectors (FMC), a Xilinx FPGA (XC7355T) and 16 AM chips. The FPGA will have the role of routing the hits coming from the tracker layers, collecting the candidate tracks and performing a track fitting operation.

The Pattern Recognition Mezzanine (PRM) is a 14.9 x 14.9 cm^2 card hosting two High Pin Count connectors (FMC), a Xilinx FPGA (XC7355T) and 16 AM chips. The FPGA will have the role of routing the hits coming from the tracker layers, collecting the candidate tracks and performing a track fitting operation.

The logic resources of the Pattern Recognition Mezzanine
• 16 Associative Memory Chips for a total amount of patterns:
  - PRM with AM05 → 2 kpatterns * 16 AM chips = 32 kpatterns/PRM
  - PRM with AM06 → 128 kpatterns * 16 AM chips = 2 Mpatterns/PRM

Pattern Matching (AM approach)
The Associative Memory has a modular architecture in which each chip includes both the memory required for storing candidate tracks (patterns) and the logic needed for the actual comparison.
• The device compares the SuperStrips ID (SSID) with all the stored patterns.
• The device returns the addresses (Road ID) of the matching locations.

Data Organizer (FPGA logic and memories)
The Data Organizer (DO) implements a SmartDB containing the SuperStrip ID and the Road ID value according to the information written in the Associative Memory chip.

Track Fitting (FPGA logic)
A fit is done computing all combinations of hits across layers.

CONCLUSION
The proposed processor for the L1 track trigger provides high computation power combining the Associative Memory and the FPGA technologies. It implements also the Data Organizer and Track Fitter stages to minimize the latency of the whole processing chain.

REFERENCE

EVENT TRACK RECONSTRUCTION

EXPERIMENTAL SETUP
The experimental setup consists of:
• loopback card providing the power and connects in loop the High Speed Serial I/O of the FMC connectors;
• the PRM board.
The eye diagram of the High Speed Serial links are tested with the IBERT core of the FPGA and a serial data analyzer.

The logic resources of the Pattern Recognition Mezzanine
• 16 Associative Memory Chips for a total amount of patterns:
  - PRM with AM05 → 2 kpatterns * 16 AM chips = 32 kpatterns/PRM
  - PRM with AM06 → 128 kpatterns * 16 AM chips = 2 Mpatterns/PRM

Pattern Matching (AM approach)
The Associative Memory has a modular architecture in which each chip includes both the memory required for storing candidate tracks (patterns) and the logic needed for the actual comparison.
• The device compares the SuperStrips ID (SSID) with all the stored patterns.
• The device returns the addresses (Road ID) of the matching locations.

Data Organizer (FPGA logic and memories)
The Data Organizer (DO) implements a SmartDB containing the SuperStrip ID and the Road ID value according to the information written in the Associative Memory chip.

Track Fitting (FPGA logic)
A fit is done computing all combinations of hits across layers.

CONCLUSION
The proposed processor for the L1 track trigger provides high computation power combining the Associative Memory and the FPGA technologies. It implements also the Data Organizer and Track Fitter stages to minimize the latency of the whole processing chain.

REFERENCE

CONCLUSION
The proposed processor for the L1 track trigger provides high computation power combining the Associative Memory and the FPGA technologies. It implements also the Data Organizer and Track Fitter stages to minimize the latency of the whole processing chain.

REFERENCE

CONCLUSION
The proposed processor for the L1 track trigger provides high computation power combining the Associative Memory and the FPGA technologies. It implements also the Data Organizer and Track Fitter stages to minimize the latency of the whole processing chain.

REFERENCE

CONCLUSION
The proposed processor for the L1 track trigger provides high computation power combining the Associative Memory and the FPGA technologies. It implements also the Data Organizer and Track Fitter stages to minimize the latency of the whole processing chain.

REFERENCE

CONCLUSION
The proposed processor for the L1 track trigger provides high computation power combining the Associative Memory and the FPGA technologies. It implements also the Data Organizer and Track Fitter stages to minimize the latency of the whole processing chain.

REFERENCE

CONCLUSION
The proposed processor for the L1 track trigger provides high computation power combining the Associative Memory and the FPGA technologies. It implements also the Data Organizer and Track Fitter stages to minimize the latency of the whole processing chain.

REFERENCE

CONCLUSION
The proposed processor for the L1 track trigger provides high computation power combining the Associative Memory and the FPGA technologies. It implements also the Data Organizer and Track Fitter stages to minimize the latency of the whole processing chain.

REFERENCE