

The WaveCatcher Digitizers:



CAEN:

8 to 16 channels

High-End Instrumentation for Advanced Fast Detectors



Dominique Breton¹, Jihane Maalmi², Pascal Rusquart - CNRS/IN2P3/LAL (Orsay) **Eric Delagnes - CEA/IRFU** (Saclay)



64 channels

The family of WaveCatcher Digitizers :

2 to 64-channel 12-bit 3.2GS/s oscilloscope-like digitizers, close to the picosecond level in timing precision

- Based on the **SAMLONG** Analog Memory ASIC
- Sampling rate ranging between 400 MS/s and 3.2GS/s.
- 1024 samples/channel
- 12 bits of dynamic range
- Small signal bandwidth > 500MHz
- Sampling jitter < 5 ps rms at the system level
- Up to 64+8-channel synchronous system
- Advanced Oscilloscope-Like Software (Plug and Play) • Windows and Linux C-Library (control and readout)



• Embedded feature extraction: Baseline, Peak, Charge, CFD (TDC-like mode) ...

Why Analog Memories

Modern high-end ADCs have broken the GS/s frontier but their implementation becomes difficult. Their companion FPGAs have to be high end and the cost per channel explodes. The use of analog memories like **SAMLONG** makes it possible to perform high quality digitizing at low cost and with a low power consumption.



An analog memory: a write circular buffer: pulse is running readout can target along a folded an area of delay line (DLL). interest, which It drives the can be only a recording of subset of the signal into analog whole channel memory cells.



The Sampling MATRIX

Our sampler chip is made of a matrix of L lines and C **Columns** of analog memory cells. Its main clock doesn't exceed 200 MHz. It is virtually multiplied by 16 inside the chip thanks to the 64 vertical **servo** controlled delay line loops (DLL). The input signal is split in 16 branches, each housing a voltage buffer. The chip behaves like an **analog circular buffer**.

> Principle of Stop later

System Features

Read offset Depth - Nd

• Possibility to add an **individual DC** offset to each channel • Individual trigger discriminator on each channel

• Integrated **programmable hit rate** counter on each channel • External & internal trigger + different modes for **coïncidence** triggering • 2 extra memory channels for « digital » signals on 16-channel board => can be used as additional analog inputs • One pulse generator on each input • External clock input for multi-board applications (8, 16 & 64-channel) • Embedded USB, UDP and Gigabit optical interfaces (8, 16 & 64-channel) • Possibility to upgrade the firmware via USB • Embedded **charge** extraction • Embedded signal **amplitude** and baseline extraction • Embedded digital CFD for time measurement



Some advantages of the matrix structure: • Servo-controled DLLs permit accurate timing, stable with temperature.

• Input amplifier : stable high input impedance.

• 1 Amplifier/Line : better Bandwidth/

Consumption Factor Of Merit

• Channel information spread over numerous lines permits fast readout.

The 16-channel Board



Real signa

обратно 🦳

The SAMLONG ASIC



- AMS CMOS 0.35µm technology.
- Full Custom design
- 2 differential channels.
- **1024** = 16*64 cells per channel
- Many modes configurable by a SPI-like serial link.
- On-chip DACs for line-offset compensation
- "Built-in TDC"
- 100,000 transistors, 11 mm2
- TQFP 100 14x14 package

Block Diagram of 16-channel Board





A Custom Control & Readout Architecture and Protocol



The Multi-layer Parallel Interface aims at simplifying the communication between FPGAs located at different levels in the system. • The same firmware decoding blocks

- are implemented in the FPGAs independently of their hierarchy level in the system (same or different boards).
- Layer 2 USB and UDP firmware interfaces are available
 - A Software Library

Summary

		Umt
SAMLONG ASIC technology	AMS CMOS 0.35µm	
System number of channels	2, 8, 16, 32, 48, 64	
Power consumption	2.5 (2-ch), 15 (8-ch),	W
	23 (16-ch), 100 (64-ch)	
Sampling depth	1024 / channel	Cells
Sampling speed	0.4 to 3.2	GS/s
Bandwidth	500	MHz
Range (unipolar)	± 1.25 (with full range	V
	offset)	
ADC resolution	12	bits
Noise	0.75	mV
		rms
Dynamic range	11.5	bits
		rms
Readout time	11 to 66 (depends on	μs
	number of cells read)	
Time precision before	< 20	ps
correction		rms
T:	- 5	

• real sample • sample wo correction Time INL Calibration Fundamentals of time INL error (same problem occurs with interleaved ADCs) Sinewave used for

time INL

crossing

straight lines

Auto Manual

Amplitude distribution



Cell time INL extracted from **DNL** calibration and used for sample correction: 0.75 ps rms

Time DNL

distribution

measured by















Characterization test bench for All As above SiPMs, LAL Orsay, France. Log Scale 🗹 On/Off Hit Rate vs Threshold The 8-channel WaveCatcher can be seen on the picture ← Result of a hit rate vs

amplitude plot. This type of measurement is automatically performed by the software.

Contacts: breton@lal.in2p3.fr, eric.delagnes@cea.fr, jmaalmi@lal.in2p3.fr