

# Real time tracking with a silicon telescope prototype using the “artificial retina” algorithm


Marco Petruzzo Università degli Studi and INFN, Milano

**Abstract:** we present the first prototype of a silicon tracker using the “artificial retina” for fast track finding. The algorithm, based on extensive parallelization, is implemented on commercial FPGAs and allows to reconstruct real time tracks with offline-like quality and <math><1\mu\text{s}</math> latencies. The modularity permits to design a system able to operate at the 40MHz LHC crossing rate.


## Retina Algorithm

- The “artificial retina” algorithm<sup>[1]</sup> is inspired from the neurobiological mechanism of recognition of edges in mammals visual cortex
- It is highly parallelized and a hardware implementation is possible using commercial FPGAs<sup>[2]</sup>
- A strongly pipelined architecture allows sub- $\mu\text{s}$  latencies

- A **grid of cellular units** covers the space of track parameters
- Each cell is associated with a set of **track receptors** in the tracking plane




- The cells, **in parallel**, evaluate and sum the responses to the clusters  $\rightarrow$  “**Weight function**”



Excitation of the  $(i, j)$ -cellular unit

$$W_{ij} = \sum_k \exp\left(-\frac{s_{ijk}^2}{2\sigma^2}\right)$$


- **Local maxima** are found
- **Track parameters** are separately obtained via **interpolation** of the Weight function along the grid axes



- The interpolation provides **offline-like quality tracks** even with a coarse grid


## Silicon telescope

- 8 **single-sided** silicon strip sensors
- STM OB2 sensor:
  - ~10x10cm<sup>2</sup> active area
  - 512 strips
  - 183 $\mu\text{m}$  pitch
  - 500 $\mu\text{m}$  thickness




## MAMBA board - DAQ+Retina

- **Custom board** designed and produced in Milano
- Based on **Xilinx Kintex 7 FPGA**
- 8 Beetle Chips (2 sensors) readout  $\rightarrow$  **4 boards required**
- Readout rate limited at 1.1MHz by Beetle chips maximum trigger rate
- **On-board Retina algorithm**



## “Artificial retina” architecture



### First artificial retina tracking prototype<sup>[3]</sup>


- Modular system:**
- $\rightarrow$  the parameter space is divided in four independent areas
  - $\rightarrow$  each FPGA hosts cellular units from one area

Three main blocks:


$\rightarrow$  **Switch:** delivers, in parallel, clusters from the detectors to cellular units with expected non-negligible response

$\rightarrow$  **Engines:** a pool of cellular units sums the responses for each incoming cluster.

$\rightarrow$  **Track fitter:** provides the track parameters via interpolation of adjacent cell Weight values near the found local maxima



## Retina response



- **Typical Weight distribution** for a single track event
- Data from **FPGA simulation** of the “artificial retina” architecture
- Retina resolutions are **comparable to offline-reconstruction resolutions**

## Results and future plans

- **Artificial retina algorithm implemented on custom DAQ+Retina boards, equipped with commercial FPGAs (Xilinx Kintex 7)**
- **Retina architecture successfully tested up to 40 MHz track rate with low level FPGA simulation**
- **Full prototype functionalities to be tested on beam this summer**

### References:

- <sup>[1]</sup> L. Ristori, NIM A 453 (2000) 425-42  
<sup>[2]</sup> A. Abba *et al.*, LHCb-PUB-2014-026  
<sup>[3]</sup> N. Neri *et al.*, POS(TIPP2014)199

Co-authors: A. Abba<sup>1</sup>, F. Bedeschi<sup>2</sup>, F. Caponio<sup>1</sup>, R. Cenci<sup>1</sup>, M. Citterio<sup>1</sup>, S. Coelli<sup>1</sup>, J. Fu<sup>1</sup>, A. Geraci<sup>1</sup>, M. Grizzuti<sup>1</sup>, N. Lusardi<sup>1</sup>, P. Marino<sup>2</sup>, M. Monti<sup>1\*</sup>, M. J. Morello<sup>2</sup>, N. Neri<sup>1</sup>, D. Ninci<sup>2</sup>, A. Piucci<sup>2</sup>, G. Punzi<sup>2,3</sup>, L. Ristori<sup>2,3</sup>, F. Spinella<sup>2</sup>, S. Stracka<sup>2</sup>, D. Tonelli<sup>4</sup>, J. Walsh<sup>2</sup>

<sup>1</sup>INFN-Milano and Politecnico di Milano, <sup>2</sup>INFN-Pisa, Università di Pisa and Scuola Normale Superiore, <sup>3</sup>Fermilab, <sup>4</sup>CERN

RETINA is a 3 year term INFN-CSN5 funded project