



Design, Fabrication and Characterization of AC Coupled p-on-n Si Strip Detectors furnished with multi-guard-rings



Kavita Lalwani, Geetika
Jain, Ranjeet Dalal, Kirti
Ranjan, Ashutosh Bhardwaj
Department of Physics &
Astrophysics, University
of Delhi, INDIA


**Frontier Detector for Frontier Physics, 13th Pisa meeting,
*La Biodola, Isola d'Elba (Italy), 24th -30th May 2015***

Outline

- Introduction
 - Silicon (Si) Detectors in HEP experiments
 - DU contribution in the development of Si-mini-strip detectors for CMS Preshower
- Challenges for future Si tracking system
- DU Interest for future Si-tracking system
 - ✓ Design: Device Simulation
 - ✓ Fabrication: Planar Process
 - ✓ Characterization: Setup & Results
- Summary
- Future Agenda


Silicon Detectors in HEP experiments

Si as a tracking detectors are being used for particle detection and precise position measurement of charged particles in HEP experiments.




Present Large Si Tracking System

CMS Tracker
Pixel (1m²)
Strip (200m²)





CMS Preshower Detector (Delhi University Contribution)

- Successfully developed Si strip sensors, for the first time in India.
- Delhi University (DU) performed R&D and participated in all the aspects of Si sensor development with BARC, Mumbai & BEL, Bangalore.
- 1000 Si sensors were fabricated and tested and installed in the **Preshower Detector** of ECAL for CMS Experiment.



Major Milestone Achieved (1998-2004)



Specifications of Si Sensor

- Si sensor: $63 \times 63 \text{ mm}^2$
- 32 strips, 1.9 mm pitch
- 4300 modules, 18 m^2 of silicon
- Si sensors and front-end hybrids glued to a ceramics support
- Everything supported by an Al tile

Challenges for future Si-Tracking Detectors

Future HEP experiments (Upgrade of CMS detector at LHC & Proposed International Linear Collider)


CMS Tracker Upgrade

Operation at High Luminosity ($10^{35} \text{cm}^{-2} \text{s}^{-1}$)

Higher Fluence ($10^{16} n_{\text{eq}}/\text{cm}^2$)

Radiation Damage in Si Tracking Detector

Leads to the deterioration of the electrical properties of Si sensors



Surface Damage

Creates charged states in SiO_2

Contributes to the surface charge density (Q_F)

p⁺-n⁻ device → Degradation of breakdown voltage (V_{BD})

n⁺-p⁻ device → Degradation of position resolution (e⁻ accumulation layers between n⁺ strips)

Affect on sensor properties

Inter-strip capacitance (noise between the strips)

Inter-strip resistance (strip isolation)

Bulk Damage

Creation of donor and acceptor traps with energy levels inside the band-gap

- Trapping of charge carriers

Affect on sensor properties

Decrease in the charge collection efficiency

Increase in Leakage Current


➡ **Need Radiation Hard Si Sensors with Finer Granularity**

Design Challenges for future Si tracking system

Comparison

Si Strip Detectors installed in CMS Preshower

- 1) Si-Mini-Strip Sensors
- 2) Large Pitch (1.9mm)
- 3) DC Coupled Si Strip Detectors
Readout directly coupled to implant




Large noise and lower charge collection efficiency

- 4) Direct biasing

Future Si tracking system

- 1) Si-Micro-Strip Sensors
- 2) Small Pitch (55μm)
- 3) AC Coupled Si Strip Detectors
Capacitive Coupling between implant and readout



Less noise and higher charge collection efficiency

- 4) Biasing through poly Si resistors

DU Involvement for future Si Tracking Detectors

- To understand performance of Si sensors at higher fluences, extensive simulations and measurements of Silicon Sensors are required
- Delhi University is involved in the development of **AC coupled Silicon Micro-Strip Detector (p-on-n) equipped with multi-guard-rings**
- Collaboration with Dr. Marcel Demarteau – Fermilab
- Participation in following three different activities-

Design Optimization	Fabrication	Characterization
Device Simulation- TCAD-Silvaco	Close coordination with Foundry – Bharat Electronic Limited (BEL), Bangalore, INDIA	Established characterization set-ups (IV/CV & TCT) Involved in the measurements of both static & dynamic properties of Si Strip Detectors

Design Optimization

Device Simulation (TCAD Silvaco)

Flow Chart for Simulation

DevEdit
(Structure & Mesh Editor)

Define
-Region
-Material
-Doping
-Contacts
-Electrode

Generate Physics File “.log”
Provide Current, Capacitance,
Voltages

ATLAS
(Physics Model)

Include
-Method
-Model
-Interface
-Solve

Generate Structure File “.str”
Provide Electric Field,
Potential

- Solves current density equations, continuity equation along with poisson's equation using given boundary conditions
- Surface/Volume is subdivided in small discrete regions called “Meshing”
- Good mesh leads to better convergence


Design Optimization-Double Sided Si Micro-Strip Detectors ($p^+-n^-n^+$)

Phase-I (p^+-n^-)

- To achieve good charge collection efficiency (CCE) after bulk damage, sensors should be over depleted
- Ensure the operation of Si sensors at high voltage
- limited by the breakdown phenomena
- In p^+-n^- Si sensors, breakdown is due to
 - Electric field enhancement at edges & corners of pn junction
 - presence of Q_F
- To improve the breakdown performance with low leakage current, performed design optimization of p^+-n^- (front side)
- Incorporated guard-ring structures

Phase-II (n^+-n^-)


- Generation of e^- accumulation layer on backside (n^+-n^-)
- Shortening between n^+ strips
- Degradation of position resolution in n^+-n^-
- Need isolation
- Isolation Methods- Two types



Design Optimization ($p^+-n^-n^+$)

Phase-I (p^+-n^-)

Eight different layout



Optimized various design parameters[1]-

Guard-ring spacing

guard ring width

Incorporation of additional intra-guard rings of

p^+ and n^+ types

Incorporation of metal-overhang

Doping concentration


Junction depth

Fixed positive oxide charges

Phase-II (n^+-n^-)

Optimization is performed [2] for
-implant dose profile of the p-spray
-implant width of p-stop

Seen effect on interstrip capacitance



[1] Development of multi-guard-ring-equipped p^+-n Si microstrip sensors for the SiD detector at the ILC, P. Saxena, et al., Semicond. Sci. Technol.25(2010) 105012

[2] Simulation studies of the $n-p-n$ Si sensors having p- spray/p-stop implant for the SiD experiment, P. Saxena, et al., Nucl. Instr. and Meth. A (2011)

Output-Optimized design parameters are delivered to BEL for fabrication

Detector Layout & Specifications (Phase-I)

- Si strip detectors are fabricated on 4" wafer with eight layer mask process using the planar fabrication technology at BEL, India
- Float-Zone n-bulk wafer with resistivity of 3-5 kohm-cm, thickness of 300 μ m are used for fabrication

Detector Dimensions-

Length: 6 cm

Width: 3.4 cm

Number of strips: 512

Strip width: 30 μ m

Strip Pitch: 55 μ m

Detector Specifications

Depletion voltage:	40 - 150V
Biasing scheme :	poly-resistors on both ends
Poly resistor values:	$0.8 \pm 0.2 \text{ M}\Omega$
SiO ₂ Thickness	250nm
Metal strips:	Al coupled over the p-implant
Al strip width:	3 - 4 mm metal overhang on each side
Al strip thickness:	> 1 mm
Coupling capacitance per strip:	$\sim 144 \text{ pF} \pm 10\%$
Junction breakdown:	> 350V
Coupling capacitor breakdown:	> 100V
Total detector current:	< 100 nA/cm ² (at full depletion voltage+10% V)
Total detector current at 350V:	< 16 mA






Figure- Detectors & test structures in KLayout

AC Coupled Single Sided Si Strip Detector (p^+-n^-)

Pictures & Dimensions

Length: 6 cm
Width: 3.4 cm
Number of strips: 512
Strip width: $30\mu\text{m}$
Strip Pitch: $55\mu\text{m}$





Fabricated Si Strip Detectors at DU in a collaboration with BEL, INDIA

IV/CV Characterization Facility at DU



Electrical Set-up Configurations for IV and CV measurements




Measurement Results (Strip Detectors)

Global Parameters

Total Leakage Current


Total Leakage Current vs Reverse Bias



(Y axis -Log scale)

Total Capacitance

$1/C^2$ vs Reverse Bias



- 1) $V_{bias} < V_{fd}$, $1/C^2$ linear behavior
- 2) $V_{bias} > V_{fd}$, $1/C^2$ constant


Measurement Results (Strip Detectors)

Interstrip Properties

Measurements taken at KIT


Interstrip Capacitance ➡ Determines capacitive noise between the strips

Interstrip Capacitance vs Reverse Bias



Agreement between the results of interstrip capacitance for different wafers

Interstrip Capacitance vs Nr Strips



Interstrip Capacitance is uniform over the strips


Thanks to Frank, Alexander and Robert

Interstrip Properties

Measurements taken at KIT


Interstrip Resistance ➡ Determines DC electrical insulation between the strips

Interstrip Resistance vs Reverse Bias



Agreement between the results of interstrip resistance for different wafers

Interstrip Resistance vs Nr Strips



Higher Resistivity (insulation) between the strips


Thanks to Frank, Alexander and Robert

Measurements Results (Strip Detectors)

Measurements taken at KIT


Coupling Capacitance ➡ Provides a measure of uniformity of oxide layer

Coupling Capacitance vs Reverse Bias



Agreement between the results of Coupling Capacitance for different wafers

Coupling Capacitance vs Nr Strips




Coupling Capacitance is uniform over the number of Strips

Thanks to Frank, Alexander and Robert

Measurement Results (Test Structures)


Measurements
taken at DU

Effect of Guard-ring Spacing on Breakdown Voltage




Single Guard-ring (GR) structure
Width of GR = $25\mu\text{m}$

Leakage Current vs Reverse Bias





Breakdown Voltage vs Guard-ring Spacing




Obtained maximum breakdown of 350V at optimized guard-ring spacing of $30\mu\text{m}$

Effect of Number of Guard-rings on Breakdown Voltage



On increasing number of guard-rings, Breakdown improves


Characterization Facility (IV/CV)



Total leakage current is equal to the sum of pad and guard current

PCB


Detector is mounted on PCB



PCB dimension: 10 cm×6cm

Pad Sensor


Pad connection




Guard connection
(Protects det. from edge current)

Detector dimension
1cm×1cm
depth=320μm

Measurement Results



Transient Current Technique (TCT) Set-up at DU



For detailed description, please keep an eye on DU Poster

“Characterization of Si Detectors through TCT Technique at Delhi University” by Geetika Jain

Summary

1. DU delivered 1000 Si mini strip detectors for CMS Preshower.
Worked in all three aspects of Si detector development .
2. Presently DU is involved in the R&D of AC Coupled Si micro-strip detectors (p-on-n) for future HEP experiments.
3. Participation in three activities:
 - ✓ Design is optimized in two phases (p^+-n^- & n^+-n^-) using TCAD Silvaco simulations
 - ✓ Phase-I (p^+-n^-) detectors are fabricated successfully (Total 12 detectors)
 - ✓ Phase-II (n^+-n^-) detectors are under fabrication at BEL, INDIA.
4. Established characterization set-up for measuring both static & dynamic properties of silicon sensors.
 - ✓ Measured Global parameters i.e. total leakage current & total capacitance at DU and strip parameters like R_{int} , C_{int} , CC at KIT
 - ✓ Results of C_{int} , R_{int} and CC are in agreement for different wafers & are uniform over the number of strips.
 - ✓ Measurements on Test Structures: Obtained maximum breakdown of 350V at optimized guard-ring spacing of $30\mu m$
On increasing number of guard-rings, breakdown improves.

Future Agenda


- Plans to irradiate strip detectors at KIT and BARC, INDIA.
- Upgrade set-up to measure strip properties at DU.
- Plans of making SQC for CMS tracker upgrade (Phase-II).

Si Group at Delhi University with C. Gallrapp



Two Professors, One Postdoc, Two PhD students, One Project Staff

Thank you !!



Back-Up Slides

Mask layer process- Individual Masks are required for following processing steps-

- 1) P+ implant for each strip
- 2) SiO₂ for DC pad, bias line and p+ strips
- 3) Polysilicon contact opening on DC pads
- 4) Polysilicon b/w DC pads & bias line
- 5) contact opening for DC pads and bias line
- 6) Metalization for AC pads, DC-pads and the bias line
- 7) Protective layers for AC pads, DC pads and bias line

Ion Implantation (Mask2)

Boron E = 80 keV; Dose = $9 \times 10^{13} \text{ cm}^{-2}$


Phosphorus E=50keV, Dose = 10^{16} cm^{-2}

Drive-in cycle at 1100 for dopant activation and
drive-in diffusion of boron

Why increasing the spacing ($d(\text{GR})$) & no of guardrings improves VBD


When we reverse bias the p^+ pad and backside of det where GR are floating , potential distributes equally From p^+ towards the GR and and hence Efield Gets lower and hence breakdown increases.

Strip Leakage vs Reverse Bias




Total Leakage Current

Total Current vs Reverse Bias



Measurement at KIT-



Fabrication (Planner Process)

Fabrication Steps

N type Crystal
(doping = $3 \times 10^{12} \text{ cm}^{-3}$)

Passivation (Mask 1)

Growth of an oxide layer
Thickness = (1.0 - 1.01 μm)
Photolithography technique

Ion Implantation (Mask2)

Boron E = 80 keV; Dose = $9 \times 10^{13} \text{ cm}^{-2}$

Phosphorus E=50keV, Dose = 10^{16} cm^{-2}

Drive-in cycle at 1100 for dopant activation and drive-in diffusion of boron

p-Capacitors (Mask-3) lithographically defined on front side
P-side capacitor oxidation step employing the Dry-Wet-Dry regime (Thickness = 0.25 - 0.33 μm)

Oxide openings (Mask4) over both p+ and n+ strips region to form the poly-silicon layer (Thickness: 2500 - 2530 \AA)

Lithography patterning (Mask5)


Annealing step (Time = 45 minutes; Temperature = 950°C for dopant activation

Contact lithography (Mask-6) was performed to open windows through the oxide for making contact with Aluminum metal (Thickness = 1.5 microns)


Lithography (Mask-7) to pattern the metal layer to define the various electrical connections. Then a short annealing step (Time = 30 minutes; Temperature = 450°C) to create ohmic contact on the front side.

Lithography (Mask-8) to open areas over the metal bond pads.

Boron Doping Profile (top side)



Phosphorus Doping Profile (bottom side)







Fig. 2. C_{int} vs Q_F for p-spray and sensors without p-spray sensors at $V_{\text{bias}} = -100 \text{ V}$.

Sr. No.	Process Stage	Junction Depth/ Thickness (μm)	Sheet Resistance (Ω/\square)
1	P+ Implant	4	462
2	N+ Implant	1.1	214
3	Coupling Oxide	0.25	
4	Oxide between Strips	1.3	
5	Poly Resistor	0.25	10000
6	Al Metallization	1.5	



Global Measurements


1. IV



- Ramp upto 700V
- Min. $I \sim 12\text{nA/cm}^3$

A = Keithley 6485

2. CV



- Ramp upto 200V
- Min. $C \sim 20\text{nF}$
- No need for isolation box


C = Keithley 590 /HP4284A



Strip Scan Measurements




3. I_{leak}




- Ramp upto 700V
- Min. $I \sim 0.1 \text{ nA/cm}$

4. R_{poly}




- Low voltage = 2V constant

5,6. CC, I_{diel}



A = Keithley 6485
C = Keithley 590 / HP4284A
U = Agilent 6614C

7. R_{int}




- Low voltage = 0-2V ramp in steps of 0.2V




Strip Scan Measurements

8. C_{int}



9. C_{strip}



- Ramp upto 700V
- Min. $C \sim 1.6\text{pf}/\mu\text{m.cm}$



Infrastructure Required

- **Space** : At least $\sim 10 \text{ m}^2$ of clean room are required (class 100,000 or better)
- The basic equipment for sensor testing (QTC) consists of:
 - Sourcemeter $\geq 1000\text{V}$, $I_{\text{max}} \geq 1\text{mA}$
 - Picoammeter $\Delta I \sim \text{pA}$
 - Voltage source $\geq |10\text{V}|$, $\Delta V \sim 1\text{mV}$
 - Iso-box to decouple from bias voltage
 - Micro-probes ($\sim 7\mu\text{m}$ tip)
 - Storage cabinets with humidity control
 - Microscope
 - (Vacuum) tweezers
 - Temperature controlled vacuum jig ($\sim 20^\circ\text{C}$)
 - LCR-Meter $100\text{Hz} \leq f \leq 1\text{MHz}$
 - Micro positioners for strip measurement
- Additional equipment for strip sensor characterization (2032 strips, fully automatic probe station required):
 - XYZ-stage (accuracy $\sim 5 \mu\text{m}$)
 - Switching-matrix including HV switching
 - Probe-cards/automated movable chuck
 - Long term setup
- **Personnel** : At least one experienced physicist, who should have participated in the development phase already and can cover the production time.
 - Well-trained students to perform the measurements.



Budget for SQC

- We have got our Five year budget (2014-2019), and the total allocated budget seems almost adequate.
- However, the funding comes in phases (first phase has started in 2014) and hence we will be able to develop the full system in ~ 3 years time.
- Will explore the possibility of becoming IT in collaboration with BARC (neutron irradiation facility at Nuclear Reactor, BARC)



Silicon Sensors Qualification & DU's interest

Options for India

Contact person: Alexander.Dierlamm@cern.ch

- All three Institutes (Dehli, TIFR and BARC) interested in sensors R&D need to substantially improve their lab infrastructure to be able to be effective in testing the Tracker sensors. => *mainly lacking in automated strip measurements*
- A clear and realistic development plan needs to be defined, targeting specific testing activities in each institute. In the meanwhile, to help the R&D on the 6" sensors processing in SCL and BEL, prompt and thorough feedback can be obtained by testing the prototype sensors in KIT and/or Vienna.
- **Duccio's comment**: Dehli, TIFR and BARC are possible choices. *Given the availability of students Delhi could perhaps host two activities. Rad hardness qualification is particularly appropriate for BARC for the possibility of neutron irradiation locally. Developing/procuring and commissioning the needed lab infrastructure is the key issue.*
- **Frank's comment** : We would be happy to transfer our knowledge and like to encourage you to send students/post-docs to Vienna or KIT to have a close look.

Recently Ashutosh and Geetika visited KIT for one for characterization of strip sensors and understanding the setup.

Effect of GR Spacing

About Test Structure-

TS17-30 μ m \times 30 μ m window for p+ implant for DC Breakdown with metal overhang over the field oxide of 3 μ m.

TS19-30 μ m \times 30 μ m window for p+ implant + 1 GR. GRW=25 μ m, GRS=20 μ m for DC Breakdown. There should be option for biasing all the GR. **No MO, As per your mail on 11th May 2010.**

TS20-30 μ m \times 30 μ m window for p+ implant + 1 GR. GRW=25 μ m, GRS=30 μ m for DC Breakdown. There should be option for all biasing the GR. **No MO, As per your mail on 11th May 2010.**

TS21-30 μ m \times 30 μ m window for p+ implant + 1 GR. GRW=25 μ m, GRS=40 μ m for DC Breakdown. There should be option for biasing all the GR. **No MO, As per your mail on 11th May 2010.**

TS22-30 μ m \times 30 μ m window for p+ implant + 1 GR. GRW=25 μ m, GRS=50 μ m for DC Breakdown. There should be option for biasing all the GR. **No MO, As per your mail on 11th May 2010.**

TS23-30 μ m \times 30 μ m window for p+ implant + 1 GR. GRW=25 μ m, GRS=60 μ m for DC Breakdown. There should be option for biasing all the GR. **No MO, As per your mail on 11th May 2010.**

Effect of No of GR

GR1-TS20-30 μ m \times 30 μ m window for p+ implant + 1 GR. GRW=25 μ m, GRS=30 μ m for DC Breakdown. There should be option for all biasing the GR. **No MO, As per your mail on 11th May 2010.**

GR2-30 μ m \times 30 μ m window for p+ implant + 2 GR. GRW1=50 μ m, GRW2=25 μ m, GRS1=30 μ m, GRS2=20 μ m for DC Breakdown. There should be option for biasing all the GR. **MO of 5 μ m on P+ implant. MO of 5 μ m on both side of each GR.**

GR3-30 μ m \times 30 μ m window for p+ implant + 3 GR. GRW1=50 μ m, GRW2=25 μ m, GRW3=25 μ m, GRS1=20 μ m, GRS2=30 μ m, GRS3=40 μ m for DC Breakdown. There should be option for biasing all the GR. **MO of 5 μ m on P+ implant. MO of 5 μ m on both side of each GR.**

1. When our second(phase2) Det will be completed. Any date

3 to 4 months. Mask design is complete

2. Cost of single Det and whole phase 1 det

Around 2lakhs. u can convert it to euro. total cost of phase 1 around 50 lakhs

3. At KIT irradiation facility - proton?

proton, 10 MeV

And is it allowed to take these Det in India back?

Yes, within limits as certified by German standards.

4. Confirm date for development of AC coupled Det (starting det) 2009 yr

Already developed ac coupled detectors. Starting date was around 2010.

we got the detectors in late 2012, I believe.

5. Radiation hardness test ke liye hum log simulation me I know that we optimized radiation damage model at different fluency and at different qf we see the effect on interstrip properties and please confirm for measurement we are planning to irradiated at KIT not in India as I thought we can irradiated our Det with neutron fluence at barc please confirm

We are in the process of exploring for neutron irradiation at BARC.