




Stefan Ritt, Paul Scherrer Institute, Switzerland

Luca Galli, Fabio Morsani, Donato Nicolò, INFN Pisa, Italy

THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE



DRS4 Chip




- Switched Capacitor Array (Analog Memory) developed at PSI
- 5 GSPS / 11.5 bits SNR, 9 channels on 5 mm x 5 mm chip, 40 mW / chn.
- Used at ~200 locations worldwide
- 2012: "Gigahertz Waveform Sampling: An Overview and Outlook"
- Pile-up rejection $O(\sim 10 \text{ ns})$
- Time measurement $O(10 \text{ ps})$
- Charge measurement $O(0.1\%)$

MEG & MEG II

MEG Experiment 1999-2013

- Separated DAQ & Trigger
- 3000 Channels DRS4 (0.8 GSPS / 1.6 GSPS)
- 1000 Channels Trigger (100 MSPS)
- 5 Racks



MEG II Experiment 2014-


- 9000 Channels
- Same rack space
→ Combine
DAQ & Trigger




S2: M. de Gerone: An extreme high resolution Timing Counter for the MEG II Experiment
S2P: M. Simonetta: Test and characterization of SiPMs intended as detector for the MEG timing counter
S5P: D. Nicolò: An FPGA-based trigger for the MEG II Experiment
S5P: A. Pepino: A high performance Front End Electronics for Drift Chamber readout in the MEG II Experiment
S7P: M. Grassi: A new cylindrical drift chamber for the MEG II Experiment
S7P: G. Rutar: A Dedicated Calibration Tool for the MEG and MEG II Positron Spectrometer
S7P: L. Galli: MEG II drift chamber prototype characterization with the silicon based cosmic ray tracker at INFN Pisa
S7P: M. Venturini: Ageing tests for the MEG II drift chamber
S9P: D. Nicolò: A liquid hydrogen target for the calibration of the MEG and MEG II liquid xenon calorimeter
S9P: K. Ieki: Upgrade of the MEG liquid xenon calorimeter with VUV-light sensitive large area SiPMs

Crate Options


Feature	VME	ATCA	???
Transfer speed $O(100 \text{ MB/s})$	✓	✓	✓
Dual-Star Topology with Gbit links	✗	✓	✓
Shelf management	✗	✓	✓
Fast trigger distribution	✗	✗	✓
Low-jitter precision clock $O(\text{ps})$	✗	✗	✓
200 V SiPM biasing	✗	✗	✓
< 2000 EUR per crate including power	✗	✗	✓



WaveDAQ System




WaveDREAM Board (WDB)



Drs4 based **REAdout Module**




Preampl




Gain	BW _{3db} (MHz)	Noise (mV)
1	940	0.37
10	880	0.40
100	300	1.2
100	500	1.7
100	800	3.3

Different compensations





3.3 mV at output =
33 μ V at input

WaveDREAM2 HV



~ 5 EUR / channel



+/- 1mV

Ripple < 10 μ V



Temperature Sensor Extension



DS18B20 Programmable Resolution 1-Wire Digital Thermometer

DESCRIPTION

The DS18B20 digital thermometer provides 9-bit to 12-bit Celsius temperature measurements and has an alarm function with nonvolatile user-programmable upper and lower trigger points. The DS18B20 communicates over a 1-Wire bus that by definition requires only one data line (and ground) for communication with a central microprocessor. It has an operating temperature range of -55°C to $+125^{\circ}\text{C}$ and is accurate to $\pm 0.5^{\circ}\text{C}$ over the range of -10°C to $+85^{\circ}\text{C}$. In addition, the DS18B20 can derive power directly from the data line ("parasite power"), eliminating the need for an external power supply.





Each DS18B20 has a unique 64-bit serial code, which allows multiple DS18B20s to function on the same 1-Wire bus. Thus, it is simple to use one microprocessor to control many DS18B20s distributed over a large area. Applications that can benefit from this feature include HVAC environmental controls, temperature monitoring systems inside buildings, equipment, or machinery, and process monitoring and control systems.

FEATURES

- Unique 1-Wire® Interface Requires Only One Port Pin for Communication
- Each Device has a Unique 64-Bit Serial Code




- User-Definable Nonvolatile (NV) Alarm Settings
- Alarm Search Command Identifies and Addresses Devices Whose Temperature is Outside Programmed Limits (Temperature Alarm Condition)
- Available in 8-Pin SO (150 mils), 8-Pin μSOP , and 3-Pin TO-92 Packages
- Software Compatible with the DS1822
- Applications Include Thermostatic Controls, Industrial Systems, Consumer Products, Thermometers, or Any Thermally Sensitive System

PIN CONFIGURATIONS



- accuracy $\pm 0.5^{\circ}$, 3 EUR / sensor
- 1-16 sensors per WD2 board with only one coaxial cable
- Automatic HV adjustments with temperature changes



Trigger Concentrator Board (TCB)



- Receives serial links (SERDES) from WD boards
- Computes crate local trigger
- Send trigger via serial links to global trigger in dedicated crate
- FCI Densishield cables



Ancillary system

- Contains master clock
- Distribute clock (jitter < 12 ps measured)
- Distribute trigger
- 4 diff. pairs for
 - Clock
 - Trigger
 - Busy
 - (Sync)





DAQ Concentrator Board (DCB)




- Receive Gbit links from WDB
- Use SERDES instead GTX (lower latency)
- Waveform preprocessing in Zynq CPU
- Output via Gbit Ethernet (10 Gbit optional)
- Board under design
- Tests with Zed-Board and “Backplane Simulator”




Half Height Backplane




SPI configuration




Gbit links for DAQ & Trigger




Trigger Bus & HV






Clock Distribution



WaveDAQ Clock Distribution




LMK03000 Jitter Cleaner



FCI Densishield Cable

Goal: < 5 ps clock jitter at system level



Pin Assignment

Data Concentrator Board (DCB)

C2	A	B	C	D	E	F	G	H	I	J	K	L	
8	GND	LSK0_CLK_P	LSK0_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	LSK15_CLK_P	LSK15_CLK_N	LSK_CLK 0/15
7	GND	LSK1_CLK_P	LSK1_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	LSK14_CLK_P	LSK14_CLK_N	LSK_CLK 1/14
6	GND	LSK2_CLK_P	LSK2_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	LSK13_CLK_P	LSK13_CLK_N	LSK_CLK 2/13
5	GND	LSK3_CLK_P	LSK3_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	LSK12_CLK_P	LSK12_CLK_N	LSK_CLK 3/12
4	GND	LSK4_CLK_P	LSK4_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	LSK11_CLK_P	LSK11_CLK_N	LSK_CLK 4/11
3	GND	LSK5_CLK_P	LSK5_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	LSK10_CLK_P	LSK10_CLK_N	LSK_CLK 5/10
2	GND	LSK6_CLK_P	LSK6_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	LSK9_CLK_P	LSK9_CLK_N	LSK_CLK 6/9
1	GND	LSK7_CLK_P	LSK7_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	LSK8_CLK_P	LSK8_CLK_N	LSK_CLK 7/8
C3	A	B	C	D	E	F	G	H	I	J	K	L	
8	24V	don't connect	don't connect	24V	don't connect	don't connect	3.3V	don't connect	don't connect	3.3V	don't connect	don't connect	POWER
7	TRIGGER_P	TRIGGER_N	GND	SPI_CLK_P	SPI_CLK_N	SPI_MISO_P	SPI_MISO_N	TR_RX_CLK_P	TR_RX_CLK_N	TR_TX_CLK_P	TR_TX_CLK_N	TR_RX_CLK_P	TRIGGER
6	GND	SPI_CLK_P	SPI_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	MSCB_P	MSCB_N	SPI/MSCB
5	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	MSCB_P	SPI/MSCB
4	GND	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	MSCB_P
3	SELECT_TCB	SELECT_TCB	GND	LSK_TCB_CLK_P	LSK_TCB_CLK_N	LSK_TCB_CLK_P	LSK_TCB_CLK_N	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	SELECT/CLK TCB
2	24V	SD_RX_D_P	SD_RX_D_N	24V	SD_RX_CLK_P	SD_RX_CLK_N	SD_TX_D_P	SD_TX_D_N	24V	SD_TX_CLK_P	SD_TX_CLK_N	SD_TX_CLK_P	SDRX TCB
1	POWER_ON	/INT	GND	AD0AHM_SELECT	FLASH_SELECT	CLK_P	CLK_N	GND	GND	GND	GND	GND	CONTROL
C4	A	B	C	D	E	F	G	H	I	J	K	L	
8	GND	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/10
7	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/11
6	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/12
5	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/13
4	GND	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/14
3	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/15
2	GND	/SELECT 0	/SELECT 1	GND	/SELECT 2	/SELECT 3	GND	/SELECT 4	/SELECT 5	GND	/SELECT 6	/SELECT 7	SELECT
1	POWER_ON	/INT	GND	AD0AHM_SELECT	FLASH_SELECT	CLK_P	CLK_N	GND	GND	GND	GND	GND	CONTROL


GND SERDES_2-7 not connected at backplane, possible use in future extensions
 LVDS LVDS unconnected at backplane
 LVDS LVDS unconnected at backplane
 LVDS LVDS unconnected at backplane
 LVDS LVDS unconnected at backplane

Trigger Concentrator Board (TCB)

C0	A	B	C	D	E	F	G	H	I	J	K	L	
8	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/15
7	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/15
6	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/15
5	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/15
4	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/15
3	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/15
2	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/15
1	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/15
C1	A	B	C	D	E	F	G	H	I	J	K	L	
8	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/13
7	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/13
6	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/13
5	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/13
4	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/13
3	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/13
2	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W01/13
1	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W01/13
C2	A	B	C	D	E	F	G	H	I	J	K	L	
8	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W04/11
7	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W04/11
6	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W04/11
5	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W04/11
4	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W04/11
3	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W04/11
2	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W04/11
1	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W04/11
C3	A	B	C	D	E	F	G	H	I	J	K	L	
8	24V	don't connect	don't connect	24V	don't connect	don't connect	3.3V	don't connect	don't connect	3.3V	don't connect	don't connect	POWER
7	TRIGGER_P	TRIGGER_N	GND	SPI_CLK_P	SPI_CLK_N	SPI_MISO_P	SPI_MISO_N	TR_RX_CLK_P	TR_RX_CLK_N	TR_TX_CLK_P	TR_TX_CLK_N	TR_RX_CLK_P	TRIGGER
6	GND	SPI_CLK_P	SPI_CLK_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	MSCB_P	MSCB_N	SPI/MSCB
5	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	MSCB_P	SPI/MSCB
4	GND	S01_D1_P	S01_D1_N	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	MSCB_P
3	SELECT_TCB	SELECT_TCB	GND	LSK_TCB_CLK_P	LSK_TCB_CLK_N	LSK_TCB_CLK_P	LSK_TCB_CLK_N	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	SELECT/CLK TCB
2	24V	SD_RX_D_P	SD_RX_D_N	24V	SD_RX_CLK_P	SD_RX_CLK_N	SD_TX_D_P	SD_TX_D_N	24V	SD_TX_CLK_P	SD_TX_CLK_N	SD_TX_CLK_P	SDRX TCB
1	POWER_ON	/INT	GND	AD0AHM_SELECT	FLASH_SELECT	CLK_P	CLK_N	GND	GND	GND	GND	GND	CONTROL
C4	A	B	C	D	E	F	G	H	I	J	K	L	
8	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W07/8
7	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W07/8
6	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W07/8
5	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W07/8
4	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W07/8
3	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W07/8
2	GND	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	SERDES W07/8
1	S01_D1_P	S01_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	GND	S014_D1_P	S014_D1_N	S014_D1_P	SERDES W07/8


Crate Management Board (CMB)

C1	A	B	C	D	E
1	24V	FAN_1	POWER_ON_52	POWER_ON_51	POWER_ON_50
2	spare	FAN_1	POWER_ON_52	POWER_ON_51	POWER_ON_50
3	spare	FAN_1	POWER_ON_52	POWER_ON_51	POWER_ON_50
4	spare	FAN_1	POWER_ON_52	POWER_ON_51	POWER_ON_50
5	spare	FAN_1	POWER_ON_52	POWER_ON_51	POWER_ON_50
6	/INT	FAN_2	POWER_ON_515	POWER_ON_514	POWER_ON_513
7	FLASH_SELECT	FAN_2	/SELECT 2	/SELECT 1	/SELECT 0
8	CLK	FAN_2	/SELECT 3	/SELECT 2	/SELECT 1
9	SPI_CLK_P	FAN_2	/SELECT 4	/SELECT 3	/SELECT 2
10	SPI_MISO_P	FAN_2	/SELECT 5	/SELECT 4	/SELECT 3
11	SPI_MISO_N	FAN_2	/SELECT 6	/SELECT 5	/SELECT 4
12	TEMP_SENSOR_1	FAN_2	PLUGIN_55	PLUGIN_54	PLUGIN_53
13	TEMP_SENSOR_2	FAN_2	PLUGIN_55	PLUGIN_54	PLUGIN_53
14	SPI_MISO_P	FAN_2	PLUGIN_55	PLUGIN_54	PLUGIN_53
15	SPI_MISO_N	FAN_2	PLUGIN_55	PLUGIN_54	PLUGIN_53
16	TEMP_SENSOR_3	FAN_2	PLUGIN_55	PLUGIN_54	PLUGIN_53
17	TEMP_SENSOR_4	FAN_2	PLUGIN_55	PLUGIN_54	PLUGIN_53
18	TEMP_SENSOR_5	FAN_2	PLUGIN_55	PLUGIN_54	PLUGIN_53
19	TEMP_SENSOR_6	FAN_2	PLUGIN_55	PLUGIN_54	PLUGIN_53




Minimal System


Power-over-Ethernet



One-crate system



MEG II System



WaveDAQ Performance

- Trigger resolution 10 ns (100 MHz clock)
- Trigger bandwidth 8 Gbit / s
- Trigger latency <380 ns *) (9000 channels)

- DAQ bandwidth 2 Gbit / s
- DAQ time measurement 10 ps *)
- DAQ dead time 3 - 35 μ s / event

- MEG II: 7×10^7 μ /s, DAQ eff. > 95% @ 30 Hz *)

*) projected

Conclusions

- WaveDAQ system has been designed to fulfill needs of MEG II experiment
- System has huge potential for many others (costs: ~130 EUR / channel)
- Status: Crate fully working, trigger board and WaveDREAM board successfully tested, firmware to be finished, DCB under design
- First full crate test end of 2015, full system (35 crates) in 2016
- DRS5 chip (no dead-time) planned for 2017+