

Ethernet-based DAQ systems for large neutrino experiments

Devone

10000000

OPERAa









RL

DAQ general features

> The distributed DAQ is based on Ethernet. Each sensor (1200) is seen as a node in a Gigabit standard network. The basic "element" of the system is a daughter board ("mezzanine") embedding FPGA, FIFO, μ −processor (AXIS)





R/O: scintillator + WLS fibres + MaPMT

➢ <u>The client/server protocol used relies on the CORBA standard implemented</u> in C++ with interfaces into postgreSQL and Oracle database.

This software is completely object oriented and uses the Interface Description Language (IDL) to describe the distributed objects independently of the programming language. InterORB protocols guarantee interoperability.





and the second



Embedded processor mezzanine



- DAQ core : microprocessor mezzanine (AXIS Etrax100lx :32 bits RISC)
- Embedded linux operating system. All distributed applications based on CORBA
- FPGA includes dedicated front-end interface for OPERA sub-systems : PMT, RPC, drift tubes
- Parallel network of synchronization clock locked on the GPS for off-line coincidence with CERN





Clock distribution & network architecture

Each individual node runs a local 100MHz clock generated via a common 20MHz clock send from a precise and stable oscillator. The oscillator is plugged onto a dedicated PCI board which locks the clock signal on the GPS and encode specific commands (propagation delay meas., reset, reboot etc). ___

SM2

Node card

SM1

9 Master cards

MLVDS 4

Optical fiber

« Slave » clock in Hall C (receives the GPS signal from the Outside antenna though a 8km optical fiber)

PCI card



IN2P3

CINIS







Beyond OPERA : R&D in Network based DAQ

Classical architecture Full distributed and Full distributed architecture (high data rate constraints) network architecture (compact detector OPERA 1200 sensors) Type TPC) Specific FE FE. FE FE FE FE FE FE FE links μP μP μΡ Embbeded uP Specific links Standard Ethernet link Ę <u>မ</u> မှ witch hard readout μΤϹΑ Ethernet Switch trigger **Event** building Event building **Event building** soft trigger soft trigger

- Reduce µprocessors market dependency : softcore processors (NIOS II)
- Optimize CPU use : Network offload engine
- Gigabit Ethernet : <u>ATCA standard</u>
- New synchronization scheme : <u>Synchronous PTP (IEEE 1588)</u>



 \rightarrow towards smart synchronous Ethernet networks







