



Simulation of electrical parameters of new design of SLHC silicon sensors for large radii



Frontier Detectors for Frontier Physics, La Biodola, Isola d'Elba, Italy, 24-30 May 2009

O. Militaru⁵⁾, T. Bergauer⁷⁾, M. Bergholz²⁾, P. Blüm⁴⁾, W. de Boer⁴⁾, K. Borras²⁾, E. Cortina Gil⁵⁾, A. Dierlamm⁵⁾, M. Dragicevic⁷⁾, D. Eckstein³⁾, J. Erfle⁴⁾, M. Fernandez⁶⁾, L. Feld¹⁾, M. Frey⁴⁾, M. Friedl⁷⁾, E. Fretwurst³⁾, E. Gaubas⁸⁾, F. J. Gonzalez⁶⁾, P. Grabiec⁹⁾, M. Grodner⁹⁾, F. Hartmann⁴⁾, S. Hänsel⁷⁾, K-H Hoffmann⁴⁾, J. Hrubec⁷⁾, R. Jaramillo⁶⁾, W. Karpinski¹⁾, V. Kazukauskas⁸⁾, K. Klein¹⁾, V. Khomenkov³⁾, R. Klanner³⁾, M. Kramer⁷⁾, K. Kucharski⁹⁾, W. Lange²⁾, V. Lemaître⁵⁾, D. Moya⁶⁾, J. Marczewski⁹⁾, A. Mussgiller²⁾, T. Rodrigo⁶⁾, T. Müller⁴⁾, J. Sammet¹⁾, P. Schlepfer³⁾, J. Schwandt³⁾, H-J. Simonis⁴⁾, A. Srivastava³⁾, G. Steinbrück³⁾, D. Tomaszewski⁹⁾, S. Sakalauskas⁸⁾, J. Storasta⁸⁾, J. Vaitkus⁸⁾, A. Lopez Virto⁶⁾, I. Vila⁶⁾, E. Zasinas⁸⁾
(Central Europe Consortium for CMS tracker upgrade)


- 1) Aachen University, Germany,
- 2) Deutsches Elektronen-Synchrotron DESY, Germany,
- 3) Institut für Experimentalphysik, Universität Hamburg, Germany
- 4) Institut für Experimentelle Kernphysik, Universität Karlsruhe (TH), Germany,
- 5) Université catholique de Louvain, Belgium,
- 6) Instituto de Física de Cantabria (UC-CSIC), Santander, Spain
- 7) Institut für Hochenergiephysik der Österreichischen Akademie der Wissenschaften, HEPHY, Vienna, Austria,
- 8) Institute of Materials Science and Applied Research, Vilnius University, Lithuania
- 9) Institute of Electron Technology, Al. Lotnikow 32/46, 02-668 Warsaw, Poland

For the very high luminosity phase of the SLHC, about 300 tracks are expected; therefore a tracking system with a very high granularity is mandatory. As a result of the high luminosity the sensors will have to withstand an extreme radiation environment of up to 10^{16} part/cm². On this basis, a new geometry with silicon short strip sensors (strixels) is proposed. In order to understand the behaviour of such devices, test geometries are developed whose performance can be verified and optimized using simulation of semiconductor structures. used the TCAD-ISE (SYNOPTIS package) software in order to simulate the main electrical parameters of different strip geometries, for p-n-n type wafers. Several corresponding simulations to make these developments possible are described.

- FarStrixel: p+ is only under the far half of each strixel and is connected to the bias ring with a long PolySiResistor (Option A) or to the Center Bias Line (Option B). A thin metal routing connects the readout strip to the pads.
- NearStrixel: p+ is only under the near (bias) half of each strixel and is connected to the bias ring with a short PolySiResistor. The area with no p+ underneath has no metal above.
- Pitch between FarStrixel - NearStrixel: 50 μ m
- Pitch FarStrixel - FarStrixel (NearStrixel -NearStrixel) 100 μ m
- Width of p+ is 25 μ m

TCAD SYNOPSIS simulations
 DEVISE > DESSIS > TECPLOT_ISE


Simulation models used:
 Effective Intrinsic Density (Slotboom)
 Mobility: eHighFieldSaturation,
 hHighFieldSaturation, Doping Dependence
 Recombination: SRH (Doping Dependence),
 Avalanche
 Material Interface Silicon/Oxide:
 Recombination (SRH)
 Interface charge: $0.7E+11$ q/cm²
 Solver: ILS




- Simulated device parameters:
- n-type silicon bulk, constant doping $1E+12$ at/cm³
 - p+ implants on n-type silicon bulk, gaussian shape with peak of $1E+16$ at/cm³ at 0.3 μ m and junction at 1 μ m;
 - Back, ohmic contact with n+ implant 10 μ m width;
 - Silicon oxide, 200nm
 - Aluminium layer 1 μ m for AC contact
 - For DC simulations the applied bias is 350V; for AC simulations, a 50 mV AC signal is applied, 10 KHz.

Distribution of the electric field for all four layouts, at 1 μ m under the surface (2D representation) and at the border of the 'Near' strips P+ implant edge (graphical dependence over z direction).
 For layout #1: the peaks in electric field are given by the junction curvature of the 'Near' strips;
 For layout #2: apart the junction peaks, the metal routing (kept at zero potential) introduces regions of high electric field, along the metal routing stripe;
 For layouts #3 and #4: the high electric field given by the metal routing vary little;


Layout 1: Two strips (for comparison)








Layout 2: Three strips, with metal routing, at the same level




Layout 3: Three strips, with metal routing, at 20 μ m distance far





Layout 4: Three strips, with metal routing, at 20 μ m distance overlapping



	Layout 1 (pF/cm)	Layout 2 (pF/cm)	Layout 3 (pF/cm)	Layout 4 (pF/cm)
strip1_DC-strip2_DC	0.11	0.05	0.04	0.05
strip1_AC-strip2_DC	0.08	0.03	0.03	0.027
strip1_AC-strip2_DC	0.06	0.02	0.02	0.014
strip1_DC-farstrip_DC/ strip2_DC-farstrip_DC		0.17	0.10	0.16
strip1_DC-farstrip_AC/ strip2_DC-farstrip_AC		0.30	0.20	0.27
strip1_AC-farstrip_AC/ strip2_AC-farstrip_AC		0.22	0.23	0.17
strip1_AC-strip1_DC/ strip2_AC-strip2_DC	24.00	26.00	24.00	27.00
farstrip_AC-farstrip_DC		52.00	50.00	51.70
strip1_AC-farstrip_DC/ strip2_AC-farstrip_DC		0.13	0.07	0.10



For strixel geometry projected, with high granularity, the readout electronics have to be connected to the strips by metal routing lines, which introduce an additional metal layer in the geometry. Double-metal level introduce an extra field stress in the oxide layers, and cross-talk between electrodes.



Conclusion
 For the avalanche breakdown process, the structure demonstrates a good resistivity, the metal routing lower the electric field at the Near Strips junction. In Table, can be seen the clear variation of the different components of the interstrip capacitance between neighbour strips. The influence of the opposite strip to this parameter starts to be significant when the Far Strip junction is at the same level or closer to Near Strips.

- References
 [1] <https://twiki.cern.ch/twiki/bin/view/CMS/CEC>
 [2] <http://www.synopsys.com/Tools/TCAD/Pages/default.aspx>