

## Front-end Electronics for DEPFET Pixel Detectors at SuperBelle

Hans Krüger, University of Bonn for the DEPFET Collaboration

## The DEPFET Collaboration

- University of Barcelona<sup>(\*)</sup>
- University Ramon Lull, Barcelona
- University of Bonn<sup>(\*)</sup>
- University of Heidelberg<sup>(\*)</sup>
- University of Giessen
- University of Göttingen
- University of Karlsruhe
- IFJ PAN, Krakow
- MPI Munich
- Charles University, Prag
- University of Santiago de Compostela
- IFIC Valencia

#### (\*) ASIC design activity

Collaboration started with  $\mu$ VTX R&D for ILC – now in good position for PXD development for Belle 2





- Upgrade of the Belle detector at KEKB Belle 2 (aka SuperBelle)
- Detector concept
- Front-end electronics
- Prototype results

#### Upgrade of the KEK B factory

- Asymmetric e<sup>+</sup>/e<sup>-</sup> collider (3.5 GeV, 8 GeV)
  - 900 million B meson pairs (since 1999)
  - study CP violation via B<sup>0</sup>/B<sup>0</sup>-bar decays
  - rare decay modes à need even more statistics
- Machine upgrade: Super KEK B
  - increase luminosity  $(1.7 \times 10^{34} \text{ e} \text{ up to } 8 \times 10^{35} \text{ cm}^{-2} \text{ s}^{-1})$
  - high beam current (9.4/4.1A) or
  - nano beam
  - crab crossing





**Belle detector** 

## Belle Detector Upgrade – SuperBelle



- various upgrades for all sub detectors
  - background reduction
  - vertex resolution
  - rate capability
  - particle identification
- silicon vertex detector upgrade
  4 layer DSSD à 2 layer pixels + 4 DSSD



- challenges for the detector
  - higher background (x20) à radiation damage, occupancy
  - higher event rate (x50) à higher trigger rate, DAQ, computing

#### DEPFET Pixel Vertex Detector – PXD





- Two layer vertex detector
  - layer 1: 10 modules at 1.8 cm radius
  - layer 2: 12 modules at 2.2 cm radius
  - optional layer 0 at 1.3 cm radius with beam pipe upgrade
  - $17^{\circ} 150^{\circ}$  acceptance ( $\eta = [0.55 .. 0.3]$ )



- occupancy: ~0.2 hits/µm<sup>2</sup>/sec (estimated for 1x10<sup>35</sup> cm<sup>-2</sup>sec<sup>-1</sup>, @ 1.8cm radius)
- spatial resolution : < 10 μm (r-phi) (can be less in z)</li>
- pixel size: 50 µm (r-phi) x ~60 µm (z-axis)
- material budget < 0.15 % X<sub>0</sub> per layer
- read-out time: 10 µs (20µs)
- sample (row) rate: 12 MHz
- layer1 half-module active area: 4.9 cm x 1.2 cm
- #pixels: 240 x 500 (800)
- anticipated radiation: ~1 Mrad per year of operation

# "All-silicon" DEPFET Module

- active pixel area thinned to 50 µm
  - low mass design
- surrounding (non-thinned) frame
  - mechanical support
  - mounting and routing for the ASICs
- ASICs bump bonded directly to the DEPFET substrate
- Independent read-out from both sides (half modules)

see talk by Carlos Lacasta on Friday afternoon for more details on the DEPFET sensor design & performance







- p-FET (MOSFET) integrated in the sensor substrate
- fully depleted bulk (sideward depletion)
- internal gate (deep n implantation) collects signal electrons à low C<sub>D</sub>, low noise
- charge collection during external gate being switched off à low power
- integrating device, discharge internal gate with positive pulse applied to the clear contact



J. Kemmer and G. Lutz Nucl. Instr. and Meth. A 253 (1987), p. 365

#### **DEPFET Matrix Read-out**

![](_page_9_Picture_1.jpeg)

- 'correlated double sampling'
  - 1. one row selected at a time
  - 2. sample drain current ( $I_{ped} + I_{sig}$ )
  - 3. clear internal gates of selected row
  - sample drain current (I<sub>ped</sub>) again and subtract from stored current à I<sub>sig</sub>
  - 5. digitize I<sub>sig</sub>
- clear requirements (complete clear)
  - > 10V swing
  - > 15 ns pulse width
- read-out speed
  - drain (current) read-out à low voltage swing
  - low input resistance of the r/o chip

![](_page_9_Figure_14.jpeg)

#### **DEPFET Matrix Layout**

- 4-fold parallel column read-out
  - increase r/o speed by x4
  - reduced number of line driver channels (rows)
  - less material in the acceptance region
  - 50 µm pixel width à 12.5 µm drain line pitch (technology limit)
  - need to flip chip the read-out chip

![](_page_10_Figure_8.jpeg)

clear[n]

gate[n]

increase read-out speed (x4)

![](_page_10_Picture_10.jpeg)

clear[n]

gate[n]

![](_page_11_Picture_0.jpeg)

#### Switcher Chip (Line Driver)

![](_page_11_Figure_2.jpeg)

2xMonitor

#### Switcher Chip Block Diagram

- high voltage (10-20V) pulses for clear and gate lines
- low output resistance (speed)
- radiation hard
- low power (chip inside acceptance volume)
- Switcher chip developments (ILC, X-ray astronomy):
  - Switcher 2: 64 ch., analog I.s., dU = 25 V
  - Switcher 3: 128 ch., cap. I.s., dU = 10V
  - Switcher 4: 64 ch., analog I.s., dU > 30V
  - Switcher 5 (sBelle): tbd.

![](_page_12_Figure_12.jpeg)

I. Peric et al, University of Heidelberg

![](_page_12_Picture_14.jpeg)

#### Switcher 3 – Concept

![](_page_13_Picture_1.jpeg)

![](_page_13_Figure_2.jpeg)

## Switcher 3 – Implementation

![](_page_14_Picture_1.jpeg)

- Radiation tolerant layout in 0.35 µm twin-well technology
- 128 channels
- programmable sequencer

pro:

- very fast
- no DC power consumption con:
- operation limited to 11.5 V
- need separate chips for clear and gate
- SEU in SRAM level-shifters can cause shorts

37
-11
-11
-81
-8
_
B
1
-11
-11
-11
-11
-8
-11
-11
-11
-11
-8
-1
-1
-1
-1
-8
_
1
-1
-
-
_

![](_page_14_Figure_12.jpeg)

HV channel with 3+3 Switch transistors and 4 AC coupling stages (180x180µm, M4 not shown)

I. Peric, University of Heidelberg

## Switcher 3 – Measurements

![](_page_15_Picture_1.jpeg)

up to 5.7 Mrad:

- chip running with 50 MHz clock
- increased rise/fall times after 22 Mrad:
- digital errors
- even with lower (10 MHz) clock

reminder: Belle 2 conditions

- ~1Mrad/yr
- 12 MHz clock

![](_page_15_Figure_10.jpeg)

![](_page_15_Figure_11.jpeg)

## Switcher 4 – Concept

![](_page_16_Picture_1.jpeg)

- new concept to achieve higher voltage swings
- 0.35 HV technology
  - rad. tolerant thin gate oxide MOS
  - lateral diffusion MOSFETs (LDMOS) for high voltage
  - rad. tolerant, enclosed design of NMOS HV transistors
- block diagram
  - drive N- and P-MOS output switches from separate rails (3V & 17V, generated on-chip)
  - 'break before make' switching

![](_page_16_Figure_10.jpeg)

I. Peric, University of Heidelberg

![](_page_17_Picture_0.jpeg)

#### Drain Current Digitizer – DCD

![](_page_17_Figure_2.jpeg)

#### 19

#### Drain Current Digitizer – DCD Chip

- receive drain current signals from the DEPFET matrix
  - need low r<sub>in</sub> for fast settling time (C<sub>PAR</sub> ~50 pF)
  - regulated cascode
- sample and subtract pedestal currents
  - current memory cells
- digitize signals
  - algorithmic ADC, 8 bit, 160 ns
  - two ADCs per channel à 80 ns
  - serial output
- 4:1 multiplex ADC outputs (6:1) in current test chip

![](_page_18_Figure_14.jpeg)

![](_page_18_Picture_15.jpeg)

#### Drain Current Digitizer – DCD

- DCD2: 72 ch. test chip
- 0.18 µm technology
- regulated cascode
- current memory cells
- two 8-bit algorithmic ADCs
- different test channels with parameter variations
- 6:1 multiplexed LVDS outputs
- bump bond IOs + wire bonds for testing

![](_page_19_Picture_11.jpeg)

**DACs & control** 

![](_page_19_Picture_12.jpeg)

6 x 2 output

drivers

![](_page_19_Picture_13.jpeg)

University of Heidelberg

#### DCD2 – Measurements

![](_page_20_Picture_1.jpeg)

- linearity (@ 12.5 MHz sample rate)
  - max INL: 4 LSB
  - max DNL: 1 LSB

- noise (including reg. cascode)
  - 0.6 1 LSB (w/o cap. input load)
  - < 2 LSB with up to 82 pF load</p>

![](_page_20_Figure_8.jpeg)

![](_page_21_Picture_1.jpeg)

- input range: [0..24μA] (I<sub>SIG\_MIP</sub> ~12 μA @ 450 μm, 1.3 μA @ 50 μm)
- LSB: 100 nA (higher than designed à increased bias for 500 MHz operation)
- gain: 10 ± 0.1 LSB / μA
- noise: < 2 LSB @ 60 pF input capacitance
- power consumption: 6 mW/channel
- DCD fully operational @ 600 MHz clock speed (12.5 MHz sampling frequency)
- adjust input range to dynamic signal range from thin detectors
- to do: dynamic tests (settling time, bandwidth ...), radiation tests

![](_page_22_Picture_0.jpeg)

#### Data Handling Processor – DHP

![](_page_22_Figure_2.jpeg)

## DHP – Signal Rates & Data Flow

![](_page_23_Picture_1.jpeg)

![](_page_23_Figure_2.jpeg)

• 3-4% occupancy

![](_page_24_Picture_1.jpeg)

- receive & de-serialize ADC data from the DCD
- raw data correction
  - pedestal subtraction à correct for fixed offset per individual pixel
  - common mode correction à time dependent offset for all simultaneously sampled pixels (quad-rows)
- data reduction
  - zero-suppression
  - trigger coincidence
- module control functionality
  - PLL
  - DCD / Switcher timing
  - slow control (JTAG)
- 90 nm tech.
- 6 chips per half module

![](_page_24_Figure_15.jpeg)

University of Bonn & University of Barcelona

#### **DHP Data Processing**

![](_page_25_Picture_1.jpeg)

![](_page_25_Figure_2.jpeg)

H. Krüger, 11<sup>th</sup> Pisa Meeting on Advanced Detectors, May 24-30, 2009

#### Conclusion

![](_page_26_Picture_1.jpeg)

- DEPFET collaboration going to develop a pixel vertex detector for Belle 2
- Many design aspects make use of the ILC driven R&D
  - sensor development: thin sensor, 'all-silicon module'
  - chip development
- Prototypes of the Switcher chips designed and successfully tested, new development for higher output swing are under development
- DCD2 chip (test chip) close to final performance
- Design of the digital chip (DHP) just started

see talk by Carlos Lacasta on Friday afternoon for more details on the DEPFET sensor design & performance

Thank you!

#### backup

![](_page_27_Picture_1.jpeg)

## End of Module Layout

![](_page_28_Picture_1.jpeg)

![](_page_28_Figure_2.jpeg)

#### DCD

- 150 µm x 150 µm cells
- 6 chips, 1.5 x 4.7 mm
- Input: 16 rows, 10 columns
- Output: 4 rows, 10 columns

#### DHP

- 200 µm bump bond pitch
- 6 chips
- 1.7 x ??? mm
- One 1Gbit link per DHP à 6 Gbit per module
- Need to change input layout:
  - 5 rows, 8 columns

#### **DEPFET PXD – Backend Electronic**

![](_page_29_Picture_1.jpeg)

- individual r/o for 44 half-modules
- intermediate board (data handling hybrid, DHH) between module and rack electronic (ATCA shelf with 'compute node' cards)
  - opto links

![](_page_29_Figure_5.jpeg)

H. Krüger, 11<sup>th</sup> Pisa Meeting on Advanced Detectors, May 24-30, 2009

## Switcher 4 – Implementation

- 0.35 HV technology
- radiation tolerant
- 64 channels (x2, clear & gate)

pro:

- Possible operation up to 50 V (30V tested)
- gate and clear switches on one chip

#### con

- not as fast as SW3
- moderate DC power consumption (0.4mW/channel)

![](_page_30_Figure_10.jpeg)

University of Heidelberg

universität**bonn** 

## DCD + DHP footprints

![](_page_31_Picture_1.jpeg)

![](_page_31_Figure_2.jpeg)

#### 6 chip DHP option

- Further reduced costs
- one Gbit link per chip @ 6 Gbit r/o per module
- but: even more redundant logic
- Need to change input pad layout
  - DCD: 4 x 10 @ 150µ •
  - DHP: 5 x 8 @ 200µ ٠

## SuperKEKB timing

![](_page_32_Picture_1.jpeg)

- SuperKEKB RF frequency f0 = 508 MHz (508.89 MHz precisely)
- Number of slots per cycle: 5120
- Circulation time: 10.061 µs
- System clock f0/12 = 42.3 MHz (or f0/4, f0/8, f0/16, f0/256)
- Abort gap: 200 ns (~100 bunches)
- Clock for abort gap available (frame clock)
- DEPFET read-out synchronous with beam circulation (128 rows): row clock = 508 MHz / (5120/128) = 508 MHz / 40 = 12.7 MHz
- Use f0/8 and divide by 5 (DHH?)