The ALICE SPD readout electronics

The ALICE SPD off-detector readout electronics (Router) controls, configures and reads out the detector via bidirectional optical links. The front-end data streams from the 120 half-staves are processed in 20 readout modules (Router), housed in the control room, based on FPGAs, each carrying three 2-channel link receiver daughter cards.

On the link receiver the pixel data stream from the detector is de-serialized, checked for format errors and stored in a FIFO buffer before being zero suppressed, encoded, re-formatted and written to a dual port memory. After reception of the positive L2 decision, the Router starts to check the event ready flag in the status register of the link receivers. When the event ready flag appears the router processor reads the data from the link receiver dual port memory. The processed data are sent to the ALICE-DAQ system on the ALICE detector data link (DDL) for permanent storage. The SPD control, configuration and data monitoring are performed using the VME interface of the routers.

The ALICE SPD on-detector readout electronics (MCM) reads data from 10 pixel chips and stores binary hit information in a delay line during the L1 decision time. In case of a positive L1 decision the hit is stored in one out of four multi-event buffers where the data wait for the L2 decision to be read out or discarded.

The ALICE SPD off-detector readout electronics (Router) controls, configures and reads out the detector via bidirectional optical links. The front-end data streams from the 120 half-staves are processed in 20 readout modules (Router), housed in the control room, based on FPGAs, each carrying three 2-channel link receiver daughter cards.

On the link receiver the pixel data stream from the detector is de-serialized, checked for format errors and stored in a FIFO buffer before being zero suppressed, encoded, re-formatted and written to a dual port memory. After reception of the positive L2 decision, the Router starts to check the event ready flag in the status register of the link receivers. When the event ready flag appears the router processor reads the data from the link receiver dual port memory. The processed data are sent to the ALICE-DAQ system on the ALICE detector data link (DDL) for permanent storage. The SPD control, configuration and data monitoring are performed using the VME interface of the routers.

The ALICE SPD on-detector readout electronics (MCM) reads data from 10 pixel chips and stores binary hit information in a delay line during the L1 decision time. In case of a positive L1 decision the hit is stored in one out of four multi-event buffers where the data wait for the L2 decision to be read out or discarded.

The ALICE SPD off-detector readout electronics (Router) controls, configures and reads out the detector via bidirectional optical links. The front-end data streams from the 120 half-staves are processed in 20 readout modules (Router), housed in the control room, based on FPGAs, each carrying three 2-channel link receiver daughter cards.

On the link receiver the pixel data stream from the detector is de-serialized, checked for format errors and stored in a FIFO buffer before being zero suppressed, encoded, re-formatted and written to a dual port memory. After reception of the positive L2 decision, the Router starts to check the event ready flag in the status register of the link receivers. When the event ready flag appears the router processor reads the data from the link receiver dual port memory. The processed data are sent to the ALICE-DAQ system on the ALICE detector data link (DDL) for permanent storage. The SPD control, configuration and data monitoring are performed using the VME interface of the routers.