CMOS Analog Front-End Channel for Silicon Photo-Multipliers



11th Pisa Meeting on Advanced Detectors La Biodola, Isola d'Elba (Italy) May 24 - 30, 2009

Architecture of the analog channel



□ AMS 0.35µm standard CMOS technology - 3.3V power supply. □ Variable gain integrator: Gain: 1V/pC + 0.33V/pC (2 bits); τ_i = 200ns Output voltage range: 0.3V ÷ 2.7V; Current mirror scaling factor 10:1.

Current discriminator: Current mirror scaling factor 1:1; Threshold variable from

- 0 to 40µA (about 50 microcells @ $V_{\text{BIAS}}\text{=-}31.5\text{V}\text{)}.$ Baseline holder (Vbl=300mV): Very slow time constant; Non-linearities added to
- prevent baseline shifts at increasing event rates.



Maximum variation of the delay with Iref ≈ 200ps:

- External threshold setting via I_{REF} control;
- □ Iout is a 1:1 replica of the current buffer output;

□ Advantages: high speed (less than 2ns delay).



Open loop poles: $\omega_1 = g_{m1}/C_{SIPM}$ (first pole) $\omega_2 = g_{m2}/C_A$ (second pole

- □ Loop gain T = g_{m2}/g_{m4} set to 10 for stability
- Small signal bandwidth: 250MHz
- rrent consumption: 800µA

The peak detector



L It is based on a P-MOS current mirror as a rectifying element

 \square I_{BIAS} added to improve the speed of operation, especially for small signals

The Baseline holder (BLH) circuit OTA3 Vblref h С, OTAI from th

- □ OTA₁ is the error amplifier
 - □ OTA₃ delivers the feedback current I_F
 - □ The current i_{TOT} is proportional to the current i_{C1}
 - i_{TOT}=i_{C1}(1+G_{m2}R)

OTA2

- □ C₁ is magnified by a factor of (1+G_{m2}R)
- □ Large time constants can be obtained with practical C, values





e of the integrator to a pulse train dvnamic range, 100kHz rate) (full d

Observed shift of the baseline ≅ -1mV

Current buffer added to drive the current discriminator

Current discriminator with fixed threshold

rchitecture of the 8-channel ASIC (BASIC



Standard cell read-out logic

□ All the channels share the same Vbias e I th

□ 8 bit successive approximation ADC from a library

□ Fast-OR circuit operating in current mode, to improve the speed of operation





F. Corsi¹, M. Foresta¹, C. Marzocca¹, G. Matarrese¹, A. Del Guerra²

INFN DASiPM Collaboration

Rise time of the output waveform: 400ps

Vref variable in the range 1V÷2V

Linearity dynamic range: about 50pC

Input resistance: 17Ω

¹DEE - Polytechnic of Bari and INFN Section Bari, Italy ²INFN Section Pisa. Italv



integrator output