

CMOS Analog Front-End Channel for Silicon Photo-Multipliers



11th Pisa Meeting on Advanced Detectors
La Biodola, Isola d'Elba (Italy)
May 24 - 30, 2009


F. Corsi¹, M. Foresta¹, C. Marzocca¹, G. Matarrese¹, A. Del Guerra²

INFN DASiPM Collaboration

¹DEE - Polytechnic of Bari and INFN Section Bari, Italy
²INFN Section Pisa, Italy




Architecture of the analog channel



- AMS 0.35μm standard CMOS technology - 3.3V power supply;
- Variable gain integrator: Gain: 1V/pC + 0.33V/pC (2 bits); $\tau_i = 200\text{ns}$;
- Output voltage range: 0.3V ± 2.7V; Current mirror scaling factor 10:1.
- Current discriminator: Current mirror scaling factor 1:1; Threshold variable from 0 to 40μA (about 50 microcells @ $V_{\text{BIAS}} = 31.5\text{V}$).
- Baseline holder ($V_{\text{th}} = 300\text{mV}$): Very slow time constant; Non-linearities added to prevent baseline shifts at increasing event rates.


The CMOS current buffer



- Common gate configuration (M1)
- Feedback applied to increase bandwidth and decrease input resistance (M2, M4)
- SIPM bias (and gain) fine tuning possible by varying V_{ref}
- Bias point of M2 and M4 set by means of the current source M3
- Open loop poles:
 - $\omega_1 = g_{m1}/C_{\text{SIPM}}$ (first pole)
 - $\omega_2 = g_{m2}/C_A$ (second pole)
- Loop gain $T = g_{m2}g_{m4}$ set to 10 for stability
- Small signal bandwidth: 250MHz
- Total current consumption: 800μA


Main specs

The Baseline holder (BLH) circuit



- OTA₁ is the error amplifier
- OTA₃ delivers the feedback current I_f
- The current I_{TOT} is proportional to the current I_{C1} :
 $I_{\text{TOT}} = I_{C1}(1 + G_{m2}R)$
- C_1 is magnified by a factor of $(1 + G_{m2}R)$
- Large time constants can be obtained with practical C_1 values


Non-linear intrinsic effects have been exploited to limit the variation of the feedback current I_f due to the increase of the event rate



Response of the integrator to a pulse train (full dynamic range, 100kHz rate)

Observed shift of the baseline $\approx -1\text{mV}$

The Current discriminator




MAIN SPECIFICATIONS:

- $t_{\text{RISE}} \approx 300\text{ps}$;
- Delay $\approx 1.2\text{ns}$, almost independent of the threshold value;
- Maximum variation of the delay with $I_{\text{ref}} \approx 200\text{ps}$;


- External threshold setting via I_{REF} control;
- I_{out} is a 1:1 replica of the current buffer output;
- Advantages: high speed (less than 2ns delay).

The peak detector




- It is based on a P-MOS current mirror as a rectifying element
- I_{BIAS} added to improve the speed of operation, especially for small signals

Architecture of the 8-channel ASIC (BASIC)



Block diagram




Layout (size $\approx 3.2 \times 2.2 \text{ mm}^2$)

Main features

- Three operating modes: write configuration, read configuration and acquisition
- Two acquisition modes: "sparse read-out" and "serial read-out"
- Standard cell read-out logic
- All the channels share the same V_{BIAS} e I_{th}
- 8 bit successive approximation ADC from a library
- Fast-OR circuit operating in current mode, to improve the speed of operation


The fast-OR circuit



- Current-mode approach (large capacitive loads)
- Current buffer added to drive the current discriminator
- Current discriminator with fixed threshold


Measurements

Preliminary measurements (current buffer prototype) Dark pulse measurements




Single dark pulse charge as a function of V_{BIAS}

Blue LED measurements



Average number of fired microcells as a function of the input pulse width

Single channel measurements Charge measurements (blue LED light source)



Charge-output voltage vs pulse width for different gain settings


From the preliminary measurements, for pulse width = 9ns, we have $n \approx 115$ fired μcells and:

V_{BIAS}	31.5V	32.5V
$Q_i = Q_{\text{meas}}(V_{\text{BIAS}}) \cdot n$ (total injected charge)	6.9pC	17.3pC

V_{BIAS}	31.5V	32.5V
expected $Q_d(M^*C_d)$	690mV	1.73V
measured $V_{\text{peak}} - V_{\text{th}}$	630mV	1.76V

Measurement are in good agreement with the expected results

Jitter measurements at the fast-OR output



One excited channel: slowest case
Average delay $\mu_S = 1.77\text{ns}$
Standard deviation $\sigma_S = 50\text{ps}$

Two excited channels: fastest case
Average delay $\mu_S = 1.42\text{ns}$
Standard deviation $\sigma_S = 50.5\text{ps}$

Worst case dispersion $\approx (\mu_S + 3\sigma_S) - (\mu_D - 3\sigma_D) \approx 652\text{ps}$
Target design value $\approx 1\text{ns}$