

Manycore feasibility studies at the LHCb trigger

giovedì 11 settembre 2014 16:30 (30 minuti)

The LHCb trigger is a real time system with high computation requirements, where incoming data from the LHCb detector is analyzed and selected by applying a chain of algorithms. The infrastructure that sustains the current trigger consists of Intel Xeon based servers, and is designed for sequential execution. We have extended the current software infrastructure to include support for offloaded execution on manycore platforms like graphics cards or the Intel Xeon/Phi. In this paper, we present the latest developments of our offloading mechanism, and we also show feasibility studies over subdetector specific problems which may benefit from a manycore approach.

Autori principali: Sig. BADALOV, Alexey (La Salle - Ramon Llull University); Sig. CAMPORA PEREZ, Daniel Hugo (CERN)

Coautore: Dr. NEUFELD, Niko (CERN); Dr. VILASIS CARDONA, Xavier (La Salle - Ramón Llull)

Relatore: Sig. CAMPORA PEREZ, Daniel Hugo (CERN)

Classifica Sessioni: GPU in High Level Trigger (3/3)