Proposal for a First Level Trigger based on Tracking

Contact Person: Fabrizio Palla Submitted Oct. 31 2008

D. Contardo, N. Giraud, W. Tromeur, Y. Zoccarato IN2P3-CNRS, Lyon, France

M. De Palma, G. De Robertis, L. Fiore *INFN and University of Bari, Bari, Italy*

S. Pelli, G. Nunzi Conti INFN and CNR Florence, Florence, Italy

G. Barbagli, R. D'Alessandro, M. Meschini, G. Parrini *INFN and University of Florence, Florence, Italy*

R. Dell'Orso, A. Messineo, F. Palla, E. Vataga INFN, University of Pisa and Scuola Normale Superiore, Pisa, Italy

> D. Janner, V. Pruneri ICFO, Barcelona, Spain

E. Hazen, U. Heintz Boston University, Boston, Massachusetts, USA

R. Rusack University of Minnesota, Minneapolis, Minnesota, USA

G. Landsberg, M. Narain Brown University, Providence, Rhode Island, USA



Main issues for Tracker L1 Trigger



What a L1 Tracker Trigger for?

- In the second secon
- good jets-primary vertex matching (400 p.v./bx @20 MHz!)

Implies...

- \mathbf{G} high efficiency for tracks with relatively large (>~10 GeV) p_T
- **General Content** medium-good momentum resolution
- good matching with calorimeters

The key issue for L1 Trigger using the Tracker is the huge data rate

- Solution Structure Provide the About 12k primary tracks per bunch crossing (50 ns) in the Tracker line volume |η|<2.5 ...</p>
 - ...plus any other coming from $\boldsymbol{\gamma}$ conversions and nuclear interactions

Wust handle O(10) MHz cm⁻² at radii larger than 50 cm in the Barrel

- Aim to retain all hits from primary tracks above a given p_T and few others in order to no compromise the fake rate
- Want to avoid difficult multi-layer correlation logic on-detector
 - Local data reduction deemed before going to trigger logic

Huge uncertainties - extrapolation from LHC fluence

From CMS-DAQ TDR



Tracking Trigger Proposals in CMS

Two possible approaches

- **Generation Generation Generation**
 - Large data rate to handle different philosophies
 - detector level data reduction using Cluster width(this talk)¹
 - detector level data selection using Stacked doublets (UK, see backup)² already funded!

Selective readout using Mu or Calo information

• See A. Montanari talk³

 1.F. Palla and G. Parrini, Tracking in the trigger: from the CDF experience to CMS upgrade, PoS(Vertex 2007)03 G. Barbagli, F. Palla and G. Parrini, Track Momentum Discrimination Using Cluster Width in Silicon Strip Sensors for SLHC, TWEPP-07, Prague 2007 <u>http://indico.cern.ch/contributionDisplay.pycontribId=80&sessionId=29&confId=11994</u>
2.J. Jones, G. Hall, C. Foudas, and A. Rose, "A pixel detector for level-1 triggering at SLHC," arXiv:physics/0510228.
3.A. Montanari et al. CMS-IN 2007-058



Design considerations:

Reduce to a minimum Tracker trigger-only layers

●i.e. same layers for triggers and data

Solution Service Contract and Service Contract and

Seep the system as much flexible as possible to adapt to any SLHC conditions



Trigger working model



Subdivide barrel layers into many - O(50 to 100) - ϕ sectors

- Keep data volume limited in each sector
- Match with the detector sizes. High p_T tracks well inside (already a momentum discrimination!)

Data reduction and transfer (outer layers R>50 cm)

- Use silicon strip detectors
 - no time stamp in synchronous readout
- **Reduce the data rate for Trigger purpose on detector**
 - Iocal data reduction using Cluster Width
- Use very high speed data links O(10 Gbps) to limit the no. of links

Process the data off detector

- Section of the CDF approach using Associative Memories (AM)
 - majority of at least 3 layers out of 4 in each trigger sector
 - "compute" p_T
 - match with muons and calorimeters

Output of the Trigger

Tracks reconstructed above a given pT in each sector











 ≈ 5

 ≈ 1

 ≈ 2.5

0 to 70

===

-20 to 70

(case)

Poor

Good?

Good?

YES

NO

YES

F. Palla INFN Pisa

InP

Si

MZM

MZM

EAM

 $\sim 60 \text{ x} 13 \text{ x} 8$

(laser included)

50 x 15 x 8

(estimate)

 $\sim 50 \text{ x} 30 \text{x} 10$

250

(modulator

only)

===

 ≈ 1000

(TEC)

10









On-detector data reduction using Cluster Width

Strip sensor design and locations (see later) (INFN + others)

Data formatting and estimate of the detector bandwidth (INFN + others)

Generation ASIC dimensioning

- a first FPGA prototype foreseen on the first year (INFN + Lyon), followed by conceptual ASIC, first in 0.35 um techology; possibly followed in lower pitch submicron technology (Lyon)
- Validation of the method by using real p-p LHC collision data as well as a dedicated test beam (INFN + others)

INFN will be leading the studies

Already actively working on system design and validation

Pisa and Florence

Set is a contribute to the FPGA for studying the clusterization logic

• Florence



What this proposal will study - II



Data shipment off-detector using high speed links (INFN + others)

- **Procurement of MZM and drivers**
- First choice will be LiNbO₃ modulators from several vendors (Avanex, JDSU or Photline)
 - If Si-based modulators will be available (Intel) they will also be procured
- **W** Irradiation at several facilities followed by qualification
 - Univ. Massachusetts Lowell facility (proton, neutron)
 - Labec Florence (proton)
- **W** High magnetic field and low temperature qualification
- Want to study modifications with Companies, possibly also to be performed at ICFO Labs.
- Some funds (2009 only) already granted by CSN5 to Florence within the DACEL II in 2008
- CNR Florence and ICFO Barcelona have expertise to test and qualify MZM

AVANEX



40Gb/s Silicon Laser Modulator





What this proposal will study - III



Organization and dimensioning of the Trigger logic

Provide a set of a s

- depends upon the (coarse) pitch segmentation, the number of layers and detectors in a sector, the minimum pT threshold and the number of sectors
- **Over Set up and Set u**
 - Will depend upon the effective speed of AM chips
 - Need to follow the development of the new chips by FTK collaboration (outside CMS)

Want to develop a prototype switch and study the best architecture to distribute clusters to the AM chips (Boston)

- based on FPGA and high-speed LVDS links
- Profit of recent developments from SLIM5 collaboration, as well as of past experience in D0 (Boston, Brown)





Sensors and Layers



Use silicon strip detectors

Want to study the effects of several parameters:

- pitch and thickness
- material substrate (p or n bulk will influence the Lorentz angle)
- strip length
- Electronics front end coupling (AC vs DC), noise and cross talk
- Optimize radial distance

Preliminary studies done with a modified Strawman A*:

Detection layers located at radii: 78, 87, 97, 108 cm (current last 4 TOB)

290 μm active thickness, 91.5 μm pitch (97 and 108 cm layers) and 122 μm pitch (78 and 87 cm layers), n-type bulk, 4.65 cm strips length, AC coupling, 3% inter-strip couplings
*Some dimensions constrained by the Strawman

no Lorentz angle compensation

*Some dimensions constrained by the Strawman A approach

• 12192 mini-modules, 7.96 M channels

Tracking Trigger offers INFN a leading oppurtunity

To consolidate expertise on Simulation (see A. Tricomi talk) and Sensors (see A. Messineo)

Generation Generation Contract States Generation Contract States Contract





Job sharing



| Institute\Item | Cluster width Simulation & Validation | AM chip, off-detector trigger processors and switch | Links | Electronics |
|-------------------------|---|---|-------|-------------|
| Lyon IN2P3 | Х | X | | Х |
| Bari INFN | Х | | | X |
| Florence INFN/CNR | Х | | X | X |
| Pisa INFN | Х | Х | | |
| Barcelona ICFO | | | X | |
| Boston University | | X | | |
| University of Minnesota | | | X | |
| Brown University | Х | X | X | |

Work plan to be accomplished in 3 years (see full table in the backup slides)



Financial plan for INFN



| Item | Cost (k€) |
|---------------------------|-----------|
| Modulators + drivers | 40 |
| FPGA + electronics | 20 |
| Equipments for test beams | 30 |
| Mechanics | 20 |
| Consumables | 40 |
| Total (3 years) | 150 |





| CMS | Timeline | | | | |
|---|---|--|---|--|--|
| Item\Year | Year 1 | Year 2 | Year 3 | | |
| Cluster width Simulation & Validation | LHC collision data analysis. Tracker layout geometry and basic characteristics of CW algorithms. Sensor and strip dimensions versus radius. Determination of the data rate and data reduction efficiency. | Trigger performances on benchmark processes. Experimental set up to verify the CW method and to study charge sharing effects. | Trigger performances on benchmark processes. Test beam measurements and analyses | | |
| AM chip and off-detector trigger processors and switch | Dimensioning of the patterns per AM chip. Evaluate existing R&D projects, testing existing hardware if appropriate. Test board design to test timing performance. Preliminary system design, including tentative choice of bus and communications standards with system. | Trigger efficiencies and trigger sectors dimensioning. Design and fabricate prototype PCBs to demonstrate key features of system design. Design firmware for system operation. | Dimensioning of the system using existing solutions for AM chips. Fabricate updated prototypes if required. Evaluate operation of system using prototype detector in available test benches. | | |
| Links | Commercial opto-link devices survey and the GBT project adaptability. Plan of the experimental tests on external MZM devices and drivers. | Tests on MZM and drivers. Summary: project of a custom device. | Validation of the custom device. Proposal of link system. | | |
| Electronics | On detector electronics: architecture requirements and survey of existing solutions and projects. First detector prototype assembly. Telescope procurement. Clustering FPGA and ASIC conceptual design. | Test beam and result analysis. Tests on prototype board (FPGA) of discrimination algorithm. ASIC first submission Electronics and detector prototype survey. New detector prototypes assembly | Solutions for silicon data connection to optical links. ASIC second submission Test beam and result analysis. | | |









ICFO Optoelectronics group

15 Members:

1 Group leader, 4 post-docs, 6 PhD students, 4 Research engineers

Research topics:

- Micro- and nano-engineered electro-optics (EO) and acousto-optics devices

- Ultra-thin metal films for transparent electrodes -Photonic crystal fibers (PCF) and nanowire devices

Ongoing projects:

-Ultra low voltage and broad band integrated EO modulator (Ministry of Research)

-Quantum transceiver (European Space Agency) -High temperature PCF sensor (European Space Agency)

-Head up display for car safety (Ficosa, Seat, AD Telecom)

-3D liquid crystal cell for display (AD Telecom)



Examples of fabrication of low voltage Modulators and ultra thin metal films Done at ICFO

Materials and Devices for Photonics - MDF Group

Activities on glass planar waveguides, fibres and microcavities for telecom and sensing

People

IFAC

- 5 researchers
- 1 post doc
- 1 PhD student
- 1 graduate student
- 2 technicians

contact: s.pelli@ifac.cnr.it

Main research topics



Channel waveguide in Er³⁺-doped glass



High Q microcavities



Waveguide gratings



Class 100 clean room

- Rare earth doped oxide glasses and glass ceramics, photorefractive film and polymers.
- Planar waveguides by ion-exchange, UV imprinting, ion implantation; waveguide and fibre gratings; waveguide lasers and amplifiers.
- High Q Whispering Gallery Modes (WGMs) microcavities.

Fabrication facilities

• Class 100 (and class 1000) clean room with Mask Aligners, RF Sputtering, Reactive Ion Etching, Spinner, Profilometer.

Characterization labs

- •Laser sources including Ar, Ti:Sapphire, Nd-YAG, KrF excimer; semiconductor tunable lasers in S & C band and pump lasers for optical amplification.
- Commercial and in-house developed test equipment for waveguides and fibres characterization, microcavities analysis, materials spectroscopy.









Long history

FPGA approach 1998: easier design but fewer density

A good compromise is the standard cell approach currently used for the SVT CDF upgrade: J. Adelman et al., Nuclear Science Symposium, 2005 IEEE, vol. 1, 2005, p. 603.

0.18µm (INFN-Pisa), 5000 patterns/chip, 6 buses input lines, 50 MHz/bus, 18 bits/bus
produced by UMC (Taiwan) - design time ~8 months + 2 months production

Forecast for 2013:

90 or 65 nm technology would allow higher density pattern

Sector 4 higher clock speeds achievable

All in all: allow to reach ~30K patterns/chip with 200 MHz/bus speed

Who is proposing FTK & schedule



University of Chicago E. Brubaker, M. Dunford, A. Kapliy, Y.K. Kim, M. Shochet, K. Yorita Laboratori Nazionali di Frascati A Annovi, M. Berretta, P.Laurelli, G. Maccarrone A. Sansoni Harward University M. Franklin, J. Guimaraes da Costa, C. Mills, M. Morii, J. Oliver University of Illinois C. Ciobanu, T. Liss, M. Neubauer Dipartimento di Fisica e Istituto Nazionale Fisica Nucleare Pisa V. Cavasinni, F. Crescioli, M. Dell'Orso, T. Del Prete, A. Dotti, P. Giannetti, G. Punzi, C. Roda, F. Sarri, I. Vivarelli, G. Volpi Istituto Nazionale Fisica Nucleare Roma 1 M. Rescigno R&D Proposal to work on TDR: presented in July. Approved Feb 2008 1 year to produce the TDR (2008) • 3 years to build the system (2009-2011) • first data taking with baseline LHC (~ when lumi 10E34 cm⁻²s⁻¹) upgrade for SLHC with possible extension @ level 1 27 marzo 2008 Alberto Annovi

