

Bump Bonding status

R.Arcidiacono, F. Marchetto

Universita' del Piemonte Orientale and INFN Torino

Outline

INF

- GTK Bump Bonding: procedure for thin chips
- Pre-series assemblies:
 - the good and the bad ones \rightarrow analysis of the faults
- Real assemblies:
 - first detectors received
 - What comes next and when

Flip-chip of thin TDCpix chips



Process steps for the assembly of thinned read-out wafers with sensor wafer

4. wafer stack dicing 1. Backside grinding 2. Support wafer bonding 5. Flip chip assembly 6. Laser induced debonding 7. Support chip removal 3. Bump deposition

The Glass Carrier Release

One of the most delicate steps, requiring careful handling. New machine in house at IZM.

Polyimid based glue material



Laser light fully

- absorbed in a 200nm
- thick glue film decomposition and opening of the bonding zone



INFI

Pre-series Assemblies

- Most of the pre-series is at CERN
 - Gain experience with testing, probe positioning for TDCpix wafer testing, full integration chain etc \rightarrow ongoing
- Bad Modules 6,9,10 @IZM have been scrutinized in detail. Full report delivered 2 weeks ago.
- Assemblies desoldered and inspected:
 - very small number of not soldered bumps.
 - many lifted bumps found, which indicates a strong pull force at temperatures below the solder melting point. Sometimes the lifted bumps had remaining silicon chips on the backside. The bump lift can occur at several process steps in the chain, like during the glass carrier release, or during the handling (picking the module out of a gel pack etc).

INFI

Pre-series: the bad ones

Various types of problem found:



Padlift Chip: Padlift on chip side → Bump incl. pad from chip side remained on substrate

NG Wetting: NotGood Wetting

- → Partial wetting on pad
- → # mentioned in the colored square





Cratering Substrate:

- Silicon cratering on substrate side
- → Bump and pad incl. piece of Si pulled off the substrate
- → Crater in Si remained on Substrate

Padlift Substrate:

- Padlift on substrate side
- → Bump incl. pad pealed off the substrate



NA62 Collaboration Meeting – GTK WG

Pre-series: the bad ones

EX: module 6 chip 8

Module 6 - Chip 8_sensor side





August 15", 2014, Berlin

EX: module 10 chip 4







Real Assemblies Plans

FAST TRACK

One ROC wafer not thinned (3 weeks saved) + **2** sensor wafer processed for bump-bonding

After 6 weeks, two full module + 6 single chips should be ready

Started on May 20 \rightarrow expected for beginning of July

REGULAR TRACK

Two ROC wafers **thinned to 250 and 100** µm + all sensor wafers (type 1 p-on-n) processed for bump-bonding

After ~ 3 months, assemblies (6 full modules + 12 single chips) should be ready

Started mid May.

 \rightarrow mid August

20M JUNE GIK W

INFN

First Real Assemblies @ CERN



First Assemblies from the fast track (high priority) arrived at CERN July 1st.

- Deadline has been met successfully !
- Important to notice:
 - 2 full modules (instead of 1)
 - 6 single chips (instead of 3)
 - All read-out chips have been thinned to 450 microns (by scrubbing the assemblies after bump bonding)

First Real Assemblies @ CERN



First Assemblies from the fast track (high priority) arrived at CERN July 1st.

- All single chip detectors wired bonded and under tests in the demonstrator by Mat:
 - So far no problems encountered
 - Polarized up to 450 V
- Full module waiting to be integrated: as soon as the cooling plates arrive (Michel &co testing and preparing the two GTK carriers)



Bow on sensor side - better than dummies

First Real Assemblies: Bow



INFN

Status of thin detectors



Some disruptions due to vacation period determined a 3 weeks delay

 \rightarrow delivery now foreseen for end of week 36

7/9/2014

To be delivered to CERN soon:

- 3 full modules + 6 single chips thinned to 250 μ m
- 3 full modules + 6 single chips thinned to 100 μ m

Week 34: modules prepared for laser debonding. Need best operator for this step.

Week 35: Laser debonding (glass carrier release)

Week 36: measurement of planarity, shipment to CERN.

Outlook



- Final assessment on pre-series quality and weak point identifications
- Looking forward to the arrival of the thin detectors
- Looking forward to see some BB efficiencies of the existing real assemblies
- Test plan for the thin single chip assemblies (thermal cycles etc)