Preliminary simulations of a 10 bit SAR ADC


PixFEL

Enabling technologies, building blocks and architectures for advanced X-ray pixel cameras at FELs

> Luca Lodola, Carla Vacchi, Lodovico Ratti Università di Pavia and INFN Pavia

> > PixFEL phone meeting, 19/12/2013

DAC architecture: capacitive divider with attenuator




- no of unit elements C_{u} : $2^{n/2}$
- C_A is critical

Simulated scheme


SAR ADC with charge redistribution scheme and attenuator

	coupling
	capacitor comparator
· +	╴╶╶╴╴╴╴╴╋┻╧╋╾╪╶╴╴╺┾╴╴╴╴┽╴╴╸╴┽╴╹╤╧╦┙┼╴╸╟╾╤╧╗┵╤╝╖┾╤╗┝╤╧╗┕╤╧╗┕╤╧╗┕╤╧╗┕╤╧╗┕╤╧╗┕╤╧╗┕╶╧╖╶╶╴╴
bootstrap	capacitor bank
bootstrap switch	

SAR logic and bootstrap switch



Latched comparator



Some simulation results - comparator input



Some simulation results - output bits

