Sviluppo di rivelatori a pixel per gli upgrades del tracciatore di ATLAS

Anna Macchiolo Max-Planck-Institut für Physik

Seminario di Gruppo I, INFN Firenze, 30 Ottobre 2013

Content

م و ح

Ê 3500

3000

2500

1500 2000

2000 Zn, sys=30%



- The path for the ATLAS tracker upgrade
- Phase II: what are the physics motivations
- The performance of present ATLAS pixel detectors
- □ IBL: new technologies for the first upgrade
- Requirements of the ATLAS Pixel system in Phase II
- Planar Pixel Sensor developments for Phase II
- Vertical Integration Technologies and new 3D module concepts





The tracking system of the ATLAS detector





- Transition Radiation Tracker (TRT) up to 36 points/track
- 2T Solenoid Magnet

¶∆p.∆g≥<mark>ź≿</mark>

A. Macchiolo, Rivelatori a pixel per l'upgrade del tracciatore di ATLAS

•





Fast TracKing (FTK)

for level2 trigger

- New insertable b-layer (IBL)
- New Al beam pipe
- New pixel services





Pattern recognition in coarse resolution (superstrip→road)



All new tracker (baseline:

long strips /short strips / pixels)

z (m)

Why Phase II after the discovery of the Higgs boson?



SUSY, Exotics



HL-LHC Physics Programm (II)



Study VV scattering

Verification that Higgs boson cancel divergences in VBF





P. Wells, Lepton Photon 2013









The present ATLAS Pixel system

The present ATLAS Pixel system

-

Sensors and modules:

- 250 μm thick n-on-n type silicon, with typical pixel granularity of 50 μm x400 $\mu m.$
- 16 FE-I3 chips per module bump-bonded to a single sensor

1456 modules in the barrel region and 288 modules in the three end-cap discs per side





Tracker Performance today



Rivelatori a pixel per l'upgrade del tracciatore di ATLAS

- 99.9 % Pixel data taking efficiency in 2012
- Hit-to-track association efficiency ~99%
- 95% of modules are active during data taking in 2012
- Inoperable fraction gets addressed in LS1 repair (is now ~ 1%)



Up to ~70 interaction /BX



ATLAS was designed for 23 evt /BX but continues to do an excellent job with 35

Up to 4000 tracks per event every 25 ns



Pixel Detector Performance today

T. Ince, Siena 2013





- □ Threshold tuned to 3500 e, with 40 e dispersion
- Time Over Threshold: time in which signal is above threshold in units of BC, 25 ns
- Tuning target is 30 BC for a charge of 20,000 e (most probable value for m.i.p.)
- Advantages:
 - improved position resolution (shared hits)
 - energy loss proportional to deposited charge → particle identification

۰.



The Insertable B-layer

Phase 0 Upgrade: the Insertable B-Layer

-

- Designed to let ATLAS cope with £=3x10³⁴ cm⁻² s⁻¹
 - New 4th pixel silicon barrel layer with r = 3.3 cm, 12 MegaPixel
 - Needs small radius (r = 2.35 cm) beam pipe
 - 14 staves with Φ = 14° tilt angle & no z overlap





- Redundancy to control the fake rate
- Improve b-tagging
- Good performance with IBL and pile-up → as good or better as for the current ATLAS without pile-up

The ATLAS Insertable B-layer



Pixel Sensors for the IBL



Planar n-in-n oxygenated Si sensor

- Pixel electrodes on surface of bulk
- Proven ATLAS Pixel Detector technology and vendor: CIS
- Very high yield (90% accepted for IBL production)
- □ From old pixel system to IBL:
 - Pixel size 50x400 μ m² \rightarrow 50x250 μ m²
 - Thickness 250 μ m \rightarrow 200 μ m
 - Inactive edge 1 mm→ 200 µm

3D double sided silicon sensors

- Vertical 2E electrodes
- Reduced operational voltage after irradiation
- 230 µm thickness
- Two 3D sensor vendors (CNM and FBK)
- Acceptable yield (60% for IBL)



N-in-n pixels for IBL – Slim edge



Rivelatori a pixel per l'upgrade del tracciatore di ATLAS

T. Wittig, Pixel 2012

technische universität dortmund Edge Pixel hit efficiency CIS production of IBL sensors 100 200 300 400 500 other 100 μ m to the edge Pixel Edge Efficiency fficiency Study of edge efficiency in beam tests for for FE-I4 n-in-n modules (IBL type) Before and after irradiation a 0. clear dependence on the bias -300 -200 -600 -500 -400 4E15n_{eq}/cm² voltage is visible reduction of the inactive edge 80 to ~200 µm demonstrated

Long side [µm]

1000V

 1000V + 800V

600V

400V

long pixel side [µm]

100

700 800 Long pixel [μm]

600

-100

3D pixel sensors



First proposed by S. Parker et. al. in NIMA 395 (1997), 328 Mask D Silicon Etch electrodes n-active edge Etch ~ 0.2-1mm **PLANAR** guard rings Dt edge 50 µm Active n⁺

Columns etched with Deep **Reactive Ion Etching**





Deposit Polymer



3D



3D pixel sensors



First proposed by S. Parker et. al. in NIMA 395 (1997), 328



ADVANTAGES

- Electrode distance and substrate thickness decoupled
- High speed
- Good charge collection efficiency → good radiation hardness

DISADVANTAGES

- Non uniform response due to electrodes
- Complicated technology
- Higher capacitance with respect to planar





3D pixel sensors for IBL



CNM sensors, V_{bias} =160 V, Φ =5x10¹⁵ n_{eq} cm⁻²



C. Gemme, Vertex 2013





Proton-proton collision energy \sqrt{s} =14 TeV

- Instantaneous luminosity of L=5x10³⁴ cm⁻²s⁻¹
- Average number of 'pile-up' collisions per event <µ> = 130-140
- Integrated luminosity 3000 fb⁻¹ over the entire run



Δp·Δg≥<mark>źź</mark>



Development of planar pixel sensors for Phase II

Phase II Pixel System Layout and requirements





2 Outer Barrel Layers / Disks

- Probably planar n-in-p
- Sensor thickness 150 μm
- Pixel size 50x250 μm²
- 2x2 (Quad) and 2x3 (Hex) chip modules
- H. Hayward, Hiroshima 2013

2 Inner Barrel Layers

- Sensors: different materials and technologies possible
- Radiation hardness up to 2x10¹⁶ n_{eq}/cm²
- Thickness: 150 μm or lower
- Pixel size 25x150 µm² → FE-chip in 65 nm CMOS technology

∆p.∆g≥<mark>źź</mark>

Comparison between n-in-n and n-in-p technologies



M. Benoit et al., IEEE Trans. On Nuclear Science, VOL. 56, NO. 6, DECEMBER 2009



n-in-n technology

- double sided
- slim edges down to
 μm possible

n-in-p technology

- Depletes from the segmented side
- Single sided process
- 30-40% cheaper than n-in-n
- More foundries and available capacity worldwide
- Easier handling-testing due to lack of patterned back-side implant







- Danger of sparks between the chip and the sensor edges at HV
 - distance of the order of the bump height $\sim 30 \; \mu m$

- 3 μm of Benzocyclobutene (BCB) on the sensor surface, litography needed → No sparks observed up to 1000V
- □ Parylene-C deposited all over the module (5-10 μ m per side) → tested up to 650V, no sparks.

Some hints of radiation damage from preliminary studies on test-structures. Parylene-N seems more resistant

□ Silicon adhesive on the wire bonding side \rightarrow no sparks observed up to 1000V

n-in-p performance - FE-I3 modules

MPP/HLL design produced by CiS on 285 μ m FZ. n-irradiated up to 10¹⁶ n_{eq}/cm²

- Charge exceeds threshold by a factor of 2
- Testbeam with Eudet telescope
- Hit efficiency of 97.2% at highest fluence, 600V and threshold of 2 ke (98.1% in central region)
- Main losses in punch through and corners for perpendicular tracks





n-in-n performance - FE-I3 modules







dortmund

technische universität

- FE-I3 samples n-in-n
- 250 μm thickness
- PbSn bump-bonded



T. Wittig, Pixel 2012

FE-I4 modules 150 µm thick



- designed and produced by MPP/HLL
- G" wafers with FE-I4 sensors interconnected with bump-bonding at IZM
 - irradiated up to 4x10¹⁵ n_{eq}/ cm² in KIT and Los Alamos





Hit efficiency at different η incidence

I FE-I4 150 μ m thick, irradiated to 4x10¹⁵ n_{eq}/cm² in Los Alamos



96.6 % hit efficiency for the full module at perpendicular incidence (500V)

Δp.Δg≥<mark>ź</mark>ź

Rivelatori a pixel per l'upgrade del tracciatore di ATLAS



Hit efficiency at different η incidence



Hit efficiency at different $\boldsymbol{\eta}$ incidence

I FE-I4 150 μ m thick, irradiated to 4x10¹⁵ n_{eq}/cm² in Los Alamos



Δp.Δg≥<mark>ź</mark>ź

Hit efficiency at different η incidence

FE-I4 150 μ m thick, irradiated to 4x10¹⁵ n_{eq}/cm² in Los Alamos



50

100

150

200

40

31

250

Track x [µm]

incidence (500V)

 $\Delta p \cdot \Delta q \ge 2$



- □ Mean cluster width along the beam direction as a function of the pseudo-rapidity
- Assumed FE-I4 chip pitch along z: 250 μm

Reduced cluster size along the beam direction for thin sensors at high eta!



Active area design optimization

- □ New KEK-HPK productions of FE-I4 sensors
- Study of different pixel biasing schemes : Punch-through and poly-silicon



Slim edges planar pixel sensors - Overview



Active edges for n-in-p pixels: Deep Reactive Ion Etching
 + Side implantation



Design optimization of the n-in-n sensors: GR on backside opposite to pixels on the front



Active edge planar pixels





n-in-p pixels on FZ and MCZ material

□ 100 μm and 200 μm thickness →together with the active edges makes these sensors very attractive candidates for the inner layers in Phase II

p-spray isolation method transferred from HLL to VTT

Flip-chipping performed at VTT after removal of support wafer

Active edge: geometry and IV characterization



Rivelatori a pixel per l'upgrade del tracciatore di ATLAS



125 μm edge implemented In
 FE-I3 and FE-I4 sensors: Bias Ring
 + floating Guard Ring

50 μm implemented only in FE-I3 sensors: Floating Guard Ring

Very low leakage current level, < 100 nA for FE-I3 and FE-I4 sensors

 Breakdown voltage at 100-110V, much higher than depletion voltage
 ~ 15V


Hit efficiency in the edge region





Active edge: CCE after irradiation

FE-I3 100 µm thick sensor with 125 µm slim edge, threshold 1500 e- → 87% CCE at 300 V for both all and edge pixels after irradiation at KIT (1x10¹⁵ n_{eq}/cm²)



p-type MCZ FE-I4, 100 μm thick sensor, with 125 μm slim edge, threshold 1100 e → compatible charge collection properties between edge and internal pixels



Δp·Δg≥<mark>źź</mark>



Φ= (0 - 5) e15

200

150

 $\Phi=0$, all pixels

 $\Phi=1$, all pixels

 $[\Phi] = 10^{15} / \text{cm}^2$

250

 $\Phi=1$, edge pixels $\Phi=5$, all pixels

300

Active edge: CCE after irradiation

■ FE-I3 100 µm thick sensor with 125 µm slim edge, threshold 1500 e- → 87% CCE at 300 V for both all and edge pixels after irradiation at KIT (1x10¹⁵ n_{eq}/cm²) and in Ljubljana (5x10¹⁵ n_{eq}/cm²)



 0^{L}_{0}

50

100



Δp·Δg≥<mark>źź</mark>

Charge collection for pixels of different thickness





Charge collection for pixels of different thickness



Bias voltage [V]





Bias voltage [V]

Charge multiplication

Charge Multiplication observed and characterized after high levels of irradiation with different techniques and in several different types of devices





Vertical Integration Technologies and 3D sensors for Phase II



3D electronics: "the vertical integration of thinned and bonded silicon integrated circuits with vertical interconnects between the IC layers"





New demanding specifications for experiments at new machines:

- Improve resolution \rightarrow shrink pixel size and pitch, down to 20 μ m or even less
- Preserve or even increase pixel-level electronic functions: handling of high data rates (hit rates > 10 MHz/mm²), analog-to digital conversion while reducing the pixel size
- ❑ Decrease amount of material ⇒ thin sensor and electronics chips, "zero mass" cooling
 - 100-200 µm total module thickness

Evolution of Micro-Electronic Technologies

TSV

WB/BB pag

Sensors

Actuators

Biochips



Micro-channel

cooling

Monolithic

sensors



45 Valerio Re, Vertex 2013

Through Silicon Vias



Via first, Via middle: Vias are part of wafer processing at the CMOS foundry, and are inserted before or right after the fabrication of transistors

→ High density TSVs (few µm pitch) through thinned wafers, allow multiple connections at the cell (pixel) level between transistor layers



Valerio Re, Vertex 2013

Via last: Vias are fabricated on fully processed CMOS wafers, at a facility outside the CMOS foundry

Low density TSVs (tens of μm pitch) through unthinned wafers or partially thinned wafers, allow connectivity at the pad level in the chip periphery



30 µm

Through Silicon Vias





Through Silicon Vias



48





TSV on back-side

Through Silicon Vias



49

EMET



SLID Interconnection

Metallization SLID (Solid Liquid Interdiffusion)



Through Mask

Electroplating

/:N	Cu - Interdiffusion	
	Contact under Pressure	For





濍 Fraunhofer

Alternative to bump bonding (less process steps "lower cost" (EMFT)).

Small pitch possible (~ 20 μm, depending on pick & place precision).

- Stacking possible (next bonding process does not affect previous bond).
- Wafer to wafer and chip to wafer possible.

~ 5 bar, 260 - 300 °C (Sn-melt)

Stable SLID interconnection after irradiation and thermal cycling

❑ Good Charge Collection efficiency after irradiation up to 10¹⁶ n_{eq}/cm²



3D pixel sensors for Phase II



Cinzia Da Via', Hiroshima 2013

- 3D Pixels for Phase II: first indications of good radiation resistance up to a fluence of 2x10¹⁶ n_{eq}/cm²
 - R&D for Phase II:
 - Thinner sensors
 - Active edges

Development of active edges with the use of a handle wafer



Etched trench + electrode

Charge Collection by X-ray beam

- 3D Pixels for Phase II: embedded micro-channels with CO₂ cooling
- Carbon foam + metal pipe Radiation length <Xo=0.25>

Silicon micro-channels Radiation length <Xo=0.12>





Chip footprint

Holes for fluidic inlet and outlet

35 micro-channels

50 μ m x 50 μ m separated by 200 µm walls

> Cinzia Da Via' Hiroshima 2013



- 3D Pixels for Phase II: embedded micro-channels with CO₂ cooling
- Carbon foam + metal pipe Radiation length <Xo=0.25>

Silicon micro-channels Radiation length <Xo=0.12>





- □ Target for new 65 nm chip: 400 mW/cm²
- Power dissipation for 3D sensor at 2x10¹⁶ n_{eq}/cm² → 450-500 mW/cm²

Total power: 850-900 mW/cm²

Cinzia Da Via' Hiroshima 2013

3D diamond sensors





RD42 Collaboration

- Holes drilled with 800 nm femtosecond laser
- □ 93% efficiency for column etching
- Diamond sensor 500 μm thick
- Cr-Au electrodes connecting a row of electrodes into a strip
- Read-put by the VA2 chip
- \Box Columns are conductive ~1 Ω cm

S. Schnetzer, Vertex 2013







Summary and Outlooks



ATLAS pixel detector is essential for the experiment and will be upgraded in the future:

- A 4th pixel layer (IBL) is well under construction and will be installed in spring 2014 during LS1 of LHC.
- Upgrade to luminosities of 5×10^{34} cm⁻²s⁻¹ and ~250 pile up events pushes the challenges for pixel detectors in new directions.

Looking to the phase 2 plans of the ATLAS pixel detector is difficult now, but

- □ For inner pixel layers:
- hybrid pixels either with FE electronics in 65nm or 3D integrated electronics; sensors could be planar, 3D or diamond



□ For outer pixel layers:

Standard hybrid pixel detectors most likely planars, with

advanced concepts to save material (TSV, SLID, thin sensors, ...)

A lot more R&D is needed!



Additional material

3D pixel sensors for IBL







- 230µm thick 3D sensors
- Produced without handle wafer

 80 µm
 Scribe line

 p+ columns
 Slim edge 200 µm

 Pixel 250x50 µm
 Pixel 250x50 µm

 Probing test pad
 Pixel 250x50 µm

 Pixel 250x50 µm
 Pixel 250x50 µm

Tested

Wafers Produced &

50

70

Producer

CNM

FBK

			-010		
		CO			
010			-	(010)	
		n+ colu		ump pad	
				100	- 6
					_ 6
		Pixel 250x5	0 µm ²	(1)	
			-00		
			-010		
			-		
	1 SP		1		
	Pr	obe test pa	d	3D guard	ring

Selected

41

33

Wafers

FBK: temporary metal for testing

CNM: Guard Ring without connection to single pixels

Wafers are selected for UBM if at least 3 tiles out of 8 are good (Vbk >25 V)

CNM yield significantly higher than FBK but FBK measurement on full device, CNM on Guard Ring only.

Active edge: IV after irradiation







- Active edge modules irradiated up to a fluence of 5x10¹⁵ n_{eq}/ cm² have a breakdown voltage above the saturation voltage of the charge collection
- Lower breakdown voltages with respect to thin pixel devices with standard GR structure irradiated at the same fluence

150 μm thickness, GR with 450 μm inactive edge



Active edge: charge collection with a ⁹⁰Sr a source



□ Edge pixels show the same charge collection properties as the central ones

DESY test-beam – Active edge sensors





VTT 100 μm FE-I3 Float Zone
 125 μm slim edge, threshold: 1500 e
 Φ=5x10¹⁵n_{eq}/cm²

 VTT 100 µm MCz threshold: 1600 e, **Φ=2x10¹⁵n_{eq}/cm²** 97.3% global efficiency at 350 V
 VTT 200 µm Float Zone (FZ) threshold: 1100 e, **Φ=2x10¹⁵n_{eq}/cm²** 98.9% global efficiency at 350 V





Smaller pitches for internal layers



$25 \ \mu m \ x \ 500 \ \mu m \ pitch$

- Test for Rφ pitch of 25 μm, as foreseen for inner layers of phase II upgrade in ATLAS
- Longer pixels in the z direction (500 μm) to restore compatibility with the FE-I4 chips
- ❑ Values of the residual are approximately what is expected for pitch / √12

MICRON – Liverpool University



500x25 : 25/√12 = 7.217µm 250x50 : 50/√12 = 14.43µm

H. Hayward, Liverpool Hiroshima Symposium 2013



High eta cluster analysis

- FE-I4 150 μ m thick, irradiated to 4x10¹⁵ n_{eq}/cm² in Los Alamos
- **3** 85° track incidence (η =3.1)
- bias voltage: 500 V
- □ threshold: 1.6 ke (MPV 9.5 ke)



- Mean cluster width expected along the tilted direction for different incidence angles
- Cluster distribution along the tilted direction.
- Distribution mean = 6.7

Power dissipation -3D







At 2x10¹⁶ and T=-10C → power disspation =400 mW/cm2

Power dissipation - Planar

- At 2x1016 current=1 mA
- Vbias=1500 V
- □ T=-15C on the sensor
- Power dissipation 1.5 W



EMFT SLID Process

Metallization SLID (Solid Liquid Interdiffusion)

Alternative to bump bonding (less process steps "lower cost" (EMFT)).

- Small pitch possible (~ 20 μ m, depending on pick & place precision).
- Stacking possible (next bonding process does not affect previous bond).
- □ Wafer to wafer and chip to wafer possible.



Fraunhofer



- Solder bump-bonding with different companies:
 - IZM Berlin, HPK : SnAg bumps
 - VTT (ADVACAM), SnPb bumps
 - IZM, HPK: chip thickness down to 150 μ m with the use of a glass substrate
 - VTT: chip thickness down to 200 μm

Alternative interconnection technologies – Micro-Cu Pillars



- Cu post / SnAg solder
- 50 μm pitch
- 25 μm diameter
- **3** 8-12 μm thickness

FE-I4B with micro-pillars

Glasgow-LETI-ADVACAM collaboration

Smaller pitches for internal layers

pixels







MICRON - Liverpool

T.	
	(aug
	X
	1
#10	Children (
	0
	(Jeerer)
-0	Stime:

$25 \ \mu m \ x \ 500 \ \mu m \ pitch$

- Test for $R\phi$ pitch of 25 μ m, as foreseen for inner layers of phase II upgrade in ATLAS
- Longer pixels in the z direction (500 μ m) to restore compatibility with the FE-I4 chips

KEK – HPK

Confidential for ATLAS (and CMS)





n-in-p performance – FE-I4 modules

- KEK-HPK n-in-p FE-I4 sensors, 150 μ m thickness
- Bump-bonded at HPK
 - Irradiated at Φ =1e16 n_{eq}/cm², Vbias=1200 V



Punch Through

Overall hit efficiency = 96.3%

PT, p-spray Overall hit efficiency = 97.1%

Poly-Si, p-spray Overall hit efficiency = 97.6%

Kazuki MOTOHASHI

Hiroshima Symposium 2013

> 99.7 % already at 600V in the electrode region of each sample

500 X [...m]

X [µm]







Charge collection efficiency after irradiation

FE-I3 100 µm thick sensor with 125 µm slim edge, threshold 1500 e- → irradiated in Ljubljana at 5x10¹⁵ n_{eq}/cm²



Landau distribution obtained at the DESY test-beam with 4 GeV electrons



∆p.∆g≥<mark>źź</mark>

Test-beam results – 100 μ m thick sensors

- Test-beam results from DESY test-beam 6 GeV electrons, EUDET telescope \rightarrow due to multiple scattering the analysis of the edge efficiency is not possible
- □ Tuning Threshold=1600 e, 6 ToT@6ke, beam at perpendicular incidence





□ VTT MCZ, 100 μ m thick, Φ =2e15 → total efficiency 97.3% at 350 V





Edge efficiency after irradiation



Rivelatori a pixel per l'upgrade del tracciatore di ATLAS

125 μm slim edge FE-I3 module with Bias Ring

- not irradiated
- threshold: 1500 e
- PPS test-beam with 120 GeV pions
- 68 ±1% hit efficiency between the last pixel implant and the Bias Ring
- $\Phi = 5 \times 10^{15} \, n_{eq} / cm^2$
- 400 V
- threshold: 1500 e
- DESY test-beam with 4 GeV e⁻
- 56±4% hit efficiency between the last pixel implant and the Bias Ring

71

SCP: Scribe Cleave Passivate


SCP: Scribe Cleave Passivate



Reduction of the inactive region on the chip side





- Project within AIDA WP3, in collaboration with Fraunhofer EMFT, to develop Inter Chip Vias to show the feasibility to transport signals and services on the backside using the existing FE-I4 chip
- Inter-Chip-Vias to be etched on each wire bonding pad, cross section ~ $10x30 \ \mu m^2$
- Chip and sensor connected using SLID technology

SEM analysis of the FE-I4 wire bonding pad



- Most of the eight FE-I4 metal layers are present in the wire bonding pads → not possible to etch ICV from the front-side
- Design and test of the ICV layout on test-wafers in on-going: target cross-section 10x30 μm² with a global chip thickness of 100-150 μm

Multi-chip modules





- 6" wafers from different producers – CIS is also starting the transition from 4" to 6" line
- Quad and HEX modules

MICRON n-in-p

HPK n-in-p









L1Track Trigger

- Adding tracking information at Level-1 (L1)
 - Move part of High Level Trigger (HLT) reconstruction into L1
 - Goal: keep thresholds on $p_{\scriptscriptstyle T}$ of triggering leptons and L1 trigger rates low
- Triggering sequence
 - L0 trigger (Calo/Muon) reduces rate within ~6 µs to ≥ 500 kHz and defines Rols
 - L1 track trigger extracts tracking info inside Rols from detector FEs
- Challenge
 - Finish processing within the latency constraints





