MARIE CURIE IAPP: FAST TRACKER FOR HADRON COLLIDER EXPERIMENTS


1 ST SUMMER SCHOOL: VHDL BOOTCAMP

PISA, JULY 2013

Finite State Machines (FSMs)


Calliope-Louisa Sotiropoulou

PhD Candidate/Researcher Aristotle University of Thessaloniki






- A finite state machine (FSM) is a sequential logic circuit which moves between a finite set of states, dependent upon the values of the inputs and the previous state. The state transitions are synchronized on a clock.
- FSMs are used for designs who require a defined sequence of events (e.g. control modules)
- They consist of two parts:
 - Combinational Logic
 - Memory elements



- There are two different types of FSMs Mealy vs Moore
- Moore Machines:
 - Outputs are a function of current state
 - Outputs change synchronously with state changes
- Mealy machine:
 - Outputs depend on state and on inputs Input changes can cause immediate output changes (asynchronous)

Moore vs Mealy Machines



- Using two processes: One for the combinational part and one for the FSM state
- For the different states a new enumerated type of signal is usually defined

```
Process (reset, clock)

Begin

if (reset='1') then

pr_state <= state0;

elsif (clock'event and clock='1') then

pr_state <= nx_state;

end if;

End process;
```


```
Process (input, pr_state)
Begin
       case pr state is
                  when state0 =>
                                    if (input = ...) then
                                                       output <= <value>;
                                                       nx_state \le state1;
                                     else ...
                                     end if;
                  when state1 =>
                                    if (input = ...) then
                                                       output <= <value>;
                                                       nx_state <= state2;</pre>
                                     else ...
                                     end if:
                  when state2 =>
                                    if (input = ...) then
                                                       output <= <value>;
                                                       nx state <= state1;
                                     else ...
                                     end if;
       end case;
```

The use of **CASE** is very common

All the input signals must be in the sensitivity list

All the possible outputs must be defined

End process;



```
Entity simple_fsm is

port (a, b, d, clk, rst: in bit;

x: out bit);

End simple_fsm;

Architecture simple_fsm of simple_fsm is

type state is (stateA, stateB);

signal pr_state, nx_state: state;

Begin
```

```
----- sequential part ------ combinational part-----
Process (rst, clk)
                                           Process (a, b, d, pr_state)
Begin
                                           Begin
    if (rst='1') then
                                                case pr_state is
            pr_state <= stateA;
                                                        when stateA =>
    elsif (clock'event and clk='1') then
                                                                    x \leq a;
            pr_state <= nx_state;
                                                                    if (d='1') then nx state <= stateB;
    end if;
                                                                    else nx_state <= stateA;</pre>
End process;
                                                                    end if;
                                                        when stateB =>
                                                                    x \leq b;
                                                                    if (d='1') then nx_state <= stateA;
                                                                    else nx_state <= stateB;</pre>
                                                                    end if:
                                                end case;
                                           End process;
```

End simple fsm;

- The output is assigned on clock change
- Only one process is used

```
when state0 =>
Architecture <arch name> of <ent name>
                                                                   output<= <value>;
    type states is (state0, state1, state2, state3, ...);
                                                                   if (condition) then pr state <= state 1;
    signal pr_state: states;
    signal temp: <data type>
                                                                    end if:
                                                                when state1 =>
Begin
                                                                     output<= <value>;
    Process (reset, clock, pr_state)
                                                                     if (condition) then pr_state <= state2;</pre>
    Begin
            if (reset='1') then
                                                                    end if:
                        pr state <= state0;
                                                          end case;
            elsif (clock'event and clock='1') then
                                                        end if;
                                                        end process;
                                                    End <arch_name>;
```

case pr_state is

Example - BCD counter

```
library ieee;
use ieee.std_logic_1164.all;
entity counter is
     port ( clk, rst: in std_logic;
              count: out std_logic_vector (3 downto 0));
end counter;
architecture state_machine of counter is
     type state is (zero, one, two, three, four,
     five, six, seven, eight, nine);
     signal pr_state, nx_state: state;
begin
     process (rst, clk)
     begin
              if (rst='1') then
                            pr_state <= zero;
              elsif (clk'event and clk='1') then
                            pr_state <= nx_state;</pre>
              end if;
     end process;
```

Example - BCD counter

```
process (pr_state)
     begin
               case pr_state is
                              when zero =>
                                            count <= "0000";
                                            nx_state <= one;
                              when one =>
                                            count \leq "0001";
                                            nx_state <= two;
                              when two =>
                                             count <= "0010";
                                            nx_state <= three;
                              when eight =>
                                            count <= "1000";
                                            nx_state <= nine;
                              when nine =>
                                            count \leq 1001;
                                            nx_state <= zero;
              end case;
     end process;
end state_machine;
```

FSM

• So...

What does our FSM do?