

# The SuperPix0 Small-Pitch Hybrid Pixel Detector with Fast Sparsified Digital Readout: Beam Test Results

S. Bettarini<sup>a</sup>, G. Casarosa<sup>a</sup>, M. Chrzyszcz<sup>j</sup>, G.F. Dalla Betta<sup>g</sup>, L. Fabbri<sup>c</sup>,  
A. Gabrielli<sup>c</sup>, D. Gamba<sup>f</sup>, F. Giorgi<sup>c</sup>, A. Lusiani<sup>h</sup>, F. Morsani<sup>a</sup>, N. Neri<sup>e</sup>,  
E. Paoloni<sup>a</sup>, B. Oberhof<sup>a</sup>, L. Ratti<sup>b</sup>, G. Rizzo<sup>a</sup>, C. Sbarra<sup>c,\*</sup>, N. Semprini<sup>c</sup>,  
G. Traversi<sup>i</sup>, M. Villa<sup>c</sup>, S. Valentinetti<sup>c</sup>, L. Vitale<sup>d</sup>, A. Zoccoli<sup>c</sup>

<sup>a</sup>Università degli Studi di Pisa and INFN-Pisa, L.go B. Pomtecorvo 3, 56127 Pisa, Italy

<sup>b</sup>Università degli Studi di Pavia and INFN-Pavia, via Bassi 6, 27100 Pavia, Italy

<sup>c</sup>Università degli Studi di Bologna and INFN-Bologna, via Irnerio 46, 40126, Bologna, Italy

<sup>d</sup>Università degli Studi di Trieste and INFN-Trieste, Padriciano 99,34149 Trieste, Italy

<sup>e</sup>Università degli Studi di Milano and INFN-Milano, via Celoria 16, 20133 Milano, Italy

<sup>f</sup>Università degli Studi di Torino and INFN-Torino, via Giuria 1, 10125 Torino, Italy

<sup>g</sup>Università degli Studi di Trento and INFN-Padova, via Sommarive 14, 38123 Povo di Trento, Italy

<sup>h</sup>Scuola Normale Superiore and INFN-Pisa, Piazza dei Cavalieri 7, 56126 Pisa, Italy

<sup>i</sup>Università degli Studi di Bergamo, Italy

<sup>j</sup>Henryk Niewodniczanski Institute of Nuclear Physics Polish Academy of Sciences, Cracow, Poland

---

## Abstract

A prototype hybrid pixel detector with 4096,  $50 \times 50 \mu\text{m}^2$  pixels, 200  $\mu\text{m}$  thick sensor and sparsified digital readout has been tested with a 120 GeV pion beam at the SPS H6 beam line at CERN. Efficiency and resolution have been measured as a function of both the discriminator threshold and the angle of incidence of the impinging particles. The capabilities of the custom data-push readout architecture have been tested as well. The viability of this technology for the full-luminosity upgrade of the layer 0 of the SuperB vertex detector is discussed.

*Keywords:* CMOS pixels, Charged particle tracking, Hybrid pixel detector, Data-push readout

---

## 1. Introduction

2 The SuperB B-Factory [1], a new concept asymmetric  $e^+e^-$  collider ded-  
3 icated to heavy-flavour physics and expected to deliver unprecedented lumi-  
4 nosities in excess of  $10^{36} \text{ cm}^{-2}\text{s}^{-1}$ , has been funded by the Italian Ministry of  
5 Education, University and Research in the framework of the 2011-2013 National  
6 Research Plan (Dec. 24 2010). Its reduced center-of-mass boost with respect  
7 to previous B-Factories (BaBar at SLAC and Belle at KEK) asks for a factor

---

\*Corresponding author

8 two improvement on typical vertex resolutions to fully exploit the accelerator  
9 potential for new-physics discoveries. In addition, the high luminosity and large  
10 backgrounds expected at SuperB determine stringent requirements in terms of  
11 granularity, time resolution and radiation hardness of all subdetectors and in  
12 particular, the vertex detector which is the closest to the interaction point.

13  
14 The design of the SuperB Silicon Vertex Tracker follows the model of the  
15 BaBar SVT [4] but comprises both an extended coverage and an additional in-  
16 nermost layer, called layer 0, located at about 1.5 cm radius from the beam line.  
17 The layer 0 should offer a low material budget to minimize multiple scattering  
18 so as to meet the requirements on vertex resolution, and must be provided with  
19 a high-speed readout to minimize the acquisition dead-time. Intense R&D stud-  
20 ies on various emerging technologies have been carried out to address further  
21 requirements such as a small pitch to guarantee a hit resolution at the level  
22 of 10  $\mu\text{m}$  and to limit detector occupancy, the capability to withstand back-  
23 ground hit-rates up to a few tens of  $\text{MHz}/\text{cm}^2$ , large signal-to-noise ratio and  
24 low power dissipation. Standard high resistivity silicon detectors with short  
25 strips (striplets) will be used for the layer 0 during the first period of operation,  
26 when the luminosity will be gradually increased to reach the design value. In  
27 fact, striplets offer a reasonably low material budget (about 0.2-0.3%  $X_0$  for  
28 200-300  $\mu\text{m}$  silicon thickness) together with the required hit resolution. How-  
29 ever, the detector occupancy becomes unaffordable at background rates larger  
30 than 5  $\text{MHz}/\text{cm}^2$  as expected at full luminosity, and a detector replacement is  
31 already scheduled after the first period of running.

32  
33 This paper is focused on a prototype hybrid pixel detector named SuperPix0  
34 and designed by the VIPIX collaboration as a first iteration step aimed at the  
35 development of a device to be used for the layer 0 upgrade.

36  
37 Hybrid pixel devices are a well established technology in HEP experiments.  
38 The fully depleted high-resistivity sensors and the read-out integrated circuits  
39 are built on different substrates and then connected via high density bump-  
40 bondings. Hybrid pixel sensors usually provide high signal-to-noise ratio, high  
41 radiation tolerance and 100% fill factor. Furthermore, this technology offers the  
42 possibility to implement advanced in-pixel electronics such as low-noise amplifi-  
43 cation, zero suppression and threshold tuning without the problem of cross-talk  
44 between the readout logic and the sensor. The relatively large amount of ma-  
45 terial they are made of represents a disadvantage in terms of probability of  
46 particle scattering, although a reduction of material budget may become possi-  
47 ble with the latest technology improvements [5]. The main novelties of our  
48 approach is the sensor pitch size ( $50 \times 50 \mu\text{m}^2$ ) and thickness (200  $\mu\text{m}$ ) as well  
49 as the custom front end chip architecture providing a sparsified and data-driven  
50 readout. A prototype readout chip with 4096 cells arranged in a  $32 \times 128$  matrix  
51 was submitted for fabrication in standard 130 nm CMOS technology by STMi-

52 croelectronics. The sensor was fabricated by FBK-IRST<sup>1</sup> and interconnected  
53 with the readout chip by IZM<sup>2</sup>.

54  
55 The paper is organized as follows: section 2 describes the sensor, the analog  
56 in-pixel logic, the digital readout architecture as well as the chip properties as  
57 determined in laboratory tests. Section 3 summarizes the main aspects of the  
58 beam-test setup and beam characteristics, and section 4 provides information  
59 about the trigger and DAQ infrastructure and performance. Data analysis,  
60 including telescope alignment, track reconstruction as well as the determination  
61 of the prototype efficiency, is described in section 5. A Monte Carlo modeling  
62 of the SuperPix0 chip is provided in section 6. Finally, conclusions are drawn  
63 in section 7.

## 64 2. The SuperPix0 Hybrid Detector

### 65 2.1. The High Resistivity Pixel Sensor

66 Pixel sensors are made from n-type, Float Zone, high-resistivity silicon wafers,  
67 with a thickness of 200  $\mu\text{m}$  and a nominal resistivity larger than 10  $\text{k}\Omega\text{cm}$ . Sen-  
68 sors are of the “n-on-n” type and were fabricated at FBK with a double-sided  
69 technology [6].  $\text{N}^+$  pixels are arranged in a 2d array of  $32 \times 128$  elements with  
70 a pitch of 50  $\mu\text{m}$  in both X and Y directions, for a total active area size of  
71  $10.24 \text{ mm}^2$ . All around the pixels is a large  $\text{n}^+$  guard ring extending up to  
72 the cut-line. The electrical isolation between neighboring  $\text{n}^+$  pixels has been  
73 obtained by means of a uniform p-spray implantation. A large  $\text{p}^+$  diode is on  
74 the bias side: it has the same size as the active area and is surrounded by 6  
75 floating rings. From electrical tests performed on wafers before bump-bonding  
76 (and connecting the sensors from the bias side only with a probe on the diode  
77 and a probe on the scribe line [7]), the total leakage current is about 1 nA,  
78 the depletion voltage is about 10 V, and the breakdown voltage in the order  
79 of 70 V, due to a relatively high p-spray dose. The pixel capacitance has also  
80 been estimated from measurements performed on a special test structure, and  
81 the resulting values are in the order of 50 fF (i.e. comparable to the capacitance  
82 contribution expected from the bumps).

### 83 2.2. The Analog Front End Cell

84 The in-pixel analog electronics is made of a charge processor (shown in Fig. 1)  
85 where the sensor charge signal is amplified and compared to a chip-wide preset  
86 threshold by a discriminator. The in-pixel digital logic, which follows the com-  
87 parator, stores the hit in an edge-triggered set reset flip-flop and notifies the  
88 periphery readout logic of the hit. The charge sensitive amplifier uses a single-  
89 ended folded cascode topology, which is a common choice for low-voltage, high

---

<sup>1</sup>Fondazione Bruno Kessler, Trento, Italy

<sup>2</sup>Fraunhofer-Institute for Reliability and Microintegration, Berlin, Germany




Figure 1: Block diagram of the analog front end electronics for the elementary cell of the SuperPix0 readout chip.

90 gain amplifiers. The 20 fF MOS feedback capacitor is discharged by a constant  
 91 current which can be externally adjusted, giving an output pulse shape that is  
 92 dependent upon the input charge. The peaking time increases with the collected  
 93 charge and is in the order of 100 ns for 16000 electrons injected. The charge  
 94 collected in the detector pixel reaches the preamplifier input via the bump-bond  
 95 connection. Alternatively, a calibration charge can be injected at the preamplifier  
 96 input through a 10 fF internal injection capacitance so that threshold,  
 97 noise and crosstalk measurements can be performed. The calibration voltage  
 98 pulse is provided externally by a dedicated line. Channel selection is performed  
 99 by means of a control section implemented in each pixel. This control block,  
 100 which is a cell of a shift register, enables the injection of the charge through  
 101 the calibration capacitance. Each pixel features a digital mask used to isolate  
 102 single noisy channels. This mask is implemented in the readout logic. The  
 103 input device (whose dimensions were chosen based on [8]) featuring an aspect  
 104 ratio  $W/L=18/0.3$  and a drain current of about  $0.5 \mu A$ , is biased in the weak  
 105 inversion region. A non-minimum length has been chosen to avoid short channel  
 106 effects. The PMOS current source in the input branch has been sized to have a  
 107 smaller transconductance than the input transistor. For a detector capacitance  
 108 of 100 fF, an equivalent noise charge of  $150 e^-$  rms was obtained from circuit  
 109 simulations. The noise contribution arising from the leakage current can be  
 110 neglected for the leakage current range considered in the simulations (0-2 pA).  
 111 2 pA corresponds to ten times the anticipated leakage current for the pixel  
 112 sensor. An overall input referred threshold dispersion of  $350 e^-$  rms was com-  
 113 puted from Monte Carlo simulations. Since SuperPix0 is the first iteration step  
 114 aimed at the development of a readout chip for small pitch hybrid pixel sensors,  
 115 in this design only the main functionalities have been integrated in the pixel  
 116 cell. Threshold dispersion is a crucial characteristic to be considered in order  
 117 to meet the required specifications in terms of noise occupancy and efficiency.  
 118 Therefore, circuits for in-pixel threshold fine-adjusting will be implemented in  
 119 the next version of the chip. The analog front end cell uses two power supplies.  
 120 The analog supply (AVDD) is referenced to AGND, while the digital supply is

121 referenced to DGND. Both supplies have a nominal operating value of 1.2 V.  
122 Since single-ended amplifiers are sensitive to voltage fluctuations on the supply  
123 lines, the charge preamplifier is connected to the AVDD. The threshold discrim-  
124 inator and voltage references are connected to both the AVDD and AGND. The  
125 in-pixel digital logic is connected to the digital supply. The substrate of the  
126 transistors is connected to a separate net and merged to the analog ground at  
127 the border of the matrix. The SuperPix0 chip has been fabricated in a six metal  
128 level technology. Two levels of metal have been used to route the analog signals,  
129 two for the digital ones and two for distributing the analog and digital supplies.  
130 The supply lines, at the same time, shield the analog signals from the digital  
131 activity. For nominal bias conditions the power consumption is about  $1.5 \mu\text{W}$   
132 per channel. More details on the design of the analog front end chip can be  
133 found in the literature [9].

### 134 *2.3. Digital Readout Architecture*

135 The SuperPix0 digital readout architecture is an evolution of the one adopted  
136 for the APSEL4D chip [11] and was originally designed to read out matrices of  
137  $320 \times 256$  pixels and sustain rates of  $100 \text{ MHz/cm}^2$ . The same macro-pixel (MP)  
138 structure as described in [11] has been adopted, but with a different MP shape:  
139  $2 \times 8$  pixel rectangles replace  $4 \times 4$  pixel squares in order to minimize the matrix  
140 mean sweeping time (MST) in the presence of hit-clusters as expected in the  
141 data. A further parallelisation level is achieved by dividing the matrix in sub-  
142 matrices of  $32 \times 64$  pixels and providing each sub-matrix with an independent  
143 readout and a local data buffer. A final output stage retrieves data from all  
144 the readout buffers and compresses them into a single data stream. Hits are  
145 extracted from the matrix in a time-ordered way, which was not the case with  
146 the APSEL4D chip and which allows avoiding to add time information to each  
147 hit, thus reducing the total amount of data to be transferred. Finally, a new hit  
148 encoding algorithm is used that includes a data compression for clustered hits;  
149 in this way the output data band-width is significantly reduced with a negligible  
150 increase of logic gates.

151 Each MP is connected to the peripheral readout through two private lines  
152 used to send a “hit” information when at least one of the pixels in the MP is  
153 fired and to receive a “freeze” signal to prevent all the pixels within the MP  
154 from accepting further hits until the readout has been completed. The per-  
155 ripheral readout includes a time counter (BCO) which is incremented at the  
156 frequency of a programmable clock defining the time resolution of the detector.  
157 Its value is used to provide a time-stamp to each event. Whenever the BCO  
158 counter is incremented, the MPs that have been hit during the previous time  
159 window are frozen and their hit-map is stored inside a FIFO together with the  
160 associated time stamp. The list of active MPs is then used to extract hits from  
161 the matrix in a time-ordered way. A 32-bit wide pixel data bus is shared by the  
162 rows and driven by the columns of the pixel matrix. For each BCO, the readout  
163 is performed only on the columns in the corresponding MP list, one column per  
164 readout-clock cycle (down to 6 ns) independently of the pixel occupancy. Only  
165




Figure 2: Schematics of the digital readout architecture.

166 pixels belonging to the fired MP are enabled to drive the corresponding lines  
 167 of the pixel data bus. When compared to a continuous sweep over the matrix  
 168 columns as performed with the APSEL4D chip, this technique slightly increases  
 169 the mean pixel dead-time. On the other hand, simulations demonstrated that  
 170 the rectangular MP geometry results in an overall improvement of performance  
 171 with respect to the APSEL architecture for any fixed number of hits.

172

173 A schematics of the periphery digital logic is shown in Fig 2. As in the  
 174 APSEL4D chip, the pixel data are encoded by the sparsifier elements. They  
 175 create a formatted list of all the hits found on the pixel data bus and write it  
 176 into a dedicated memory element called barrel. This component is a FIFO mem-  
 177 ory with multiple write ports (one for each word in the list) and a conventional  
 178 single output port. A data concentrator controls the flux of data preserving the  
 179 time-sorting of the hits.

180

181 Monte Carlo simulations have been performed on this architecture scaled to  
 182 a  $320 \times 256$  matrix in order to evaluate its performance. We measured efficiencies  
 183 close to 98.5% running with a 60 MHz readout-clock (200 MHz on the output  
 184 bus) and starting from the assumption of a  $100 \text{ MHz/cm}^2$  hit rate. Whilst  
 185 keeping in mind that the target time resolution for this architecture is  $1 \mu\text{s}$ , an  
 186 efficiency drop is observed with BCO lengths below 400 ns.




Figure 3: Photograph of the bump-bonded chip, the sensor matrix and the front end chip are visible as well as the bondings to the carrier.

187 *2.4. Chip Characterization*

188 Five chip matrices have been characterized in terms of noise, threshold dis-  
189 persion and gain in various laboratory tests before the final trial on beam. The  
190 response of the sensors was analysed as well. A photograph of one of the front  
191 end chips connected by bump-bonding to the high resistivity pixel sensor matrix  
192 of 200  $\mu\text{m}$  thickness is shown in Fig. 3.

193  
194 The first laboratory checks identified a feature in the readout architecture  
195 causing the generation of spurious data on the output stream. The problem  
196 was fully understood and a special configuration was found to avoid it already  
197 in the current chip version, although at the expenses of a considerable reduc-  
198 tion in the area of the matrix that can be used at the same time. In such a  
199 configuration and for continuous data taking only one fourth of the matrix at a  
200 time is activated, in the shape of an 8x126 pixel stripe. Calibrations and gain  
201 measurements are based on 4-column steps. These limitations, in conjunction  
202 with time constraints, allowed the laboratory characterization of the front end  
203 electronics of only 10-20% of the pixels in each matrix, depending on the chip.

204  
205 The absolute calibration of the gain of the chip matrix was performed by us-  
206 ing the internal calibration circuit described in 2.2, which allowed the injection  
207 of charges from 0 to 12 fC in each preamplifier. An average gain of 38 mV/fC  
208 was measured with a typical dispersion of about 6% inside the examined piece  
209 of matrix.

210  
211 Noise measurements and an evaluation of the threshold dispersion were per-  
212 formed by measuring the hit rate as a function of the discriminator threshold.  
213 With a fit to the turn-on curve we obtain a pixel average equivalent noise charge  
214 (ENC) of about 77  $e^-$  with 15% dispersion inside the matrix, and a threshold  
215 dispersion of about 500  $e^-$ , which motivated the project of a threshold tuning

chip	thr. disp. ( $e^-$ )	ENC ( $e^-$ )	gain (mV/fC)
12	$460 \pm 30$	$71 \pm 1$	37.3
19	$500 \pm 30$	$85 \pm 1$	38.7
53	$520 \pm 30$	$77 \pm 1$	38.6
54	$500 \pm 30$	$77 \pm 1$	39.2
55	$580 \pm 30$	$77 \pm 1$	36.9

Table 1: Lab characterization of the 5 chips tested during the test-beam.

216 circuit at pixel level for the next submission. Threshold dispersion, ENC and  
 217 gain values for each of the 5 chips characterized in the laboratory are reported  
 218 in Table 1.

219 Both beta ( $^{90}\text{Sr}$ ) and gamma ( $^{241}\text{Am}$ ) radioactive sources were used in order  
 220 to test the sensor response and the interconnections between the pixel electron-  
 221 ics and the sensor. The hit rate as seen from the sensor matrix when exposed to  
 $^{90}\text{Sr}$  is shown in Fig. 4. The illumination of the matrix is not uniform due to the




Figure 4: Hit rate (Hz) measured with chip 19 exposed to a  $^{90}\text{Sr}$  source.

222 collimation of the source. The two blank columns were not scanned due to the  
 223 aforementioned workaround in the readout scheme. All tested chips showed a  
 224 very good quality of the interconnections at  $50\ \mu\text{m}$  pitch, as well as a responding  
 225 sensor. Only four channels out of more than 20 thousands showed interconnec-  
 226 tion problems.  
 227

228  
 229 Continuous data acquisitions with pixel thresholds corresponding to less than  
 230  $1/2$  of the signal released by a minimum ionizing particle (m.i.p.) revealed an-  
 231 other undesired effect ascribable to inter-pixel inductions, which can be avoided  
 232 in next chip submission. Meanwhile, a solution has been found to profit of the  
 233 high SNR ( $\simeq 200$ ) of the sensor during the beam test, allowing to lower the  
 234 threshold down to  $1/4$  of a m.i.p. at the cost of 25% of the acquisition duty  
 235 cycle.

### 236 3. Beam Test Setup

237 The beam test was carried out at CERN, at the SPS H6 beam line delivering  
 238 120 GeV pions in spills lasting 9.5 s and separated by about 40 s. In the region  
 239 of the experimental setup the beam was characterized by widths of about 8 and

240 4 mm rms on the horizontal and vertical planes, respectively. As a reference  
 241 telescope six planes of  $2 \times 2 \text{ cm}^2$ , double-sided silicon strip detector with  $25 \mu\text{m}$   
 242 strip pitch on the p-side and  $50 \mu\text{m}$  pitch on the n-side [12] were used. The  
 243 readout pitch was  $50 \mu\text{m}$  on both sides. Three planes were placed before the  
 244 devices under test (DUT), and three after them, at distances of 3.5 cm from  
 245 each other and either 25 or 35 cm from the DUT, depending on their number:  
 246 either one or two SuperPix0 chips could be accommodated in the beam-line. All  
 247 detectors were placed on a custom motorized table with remote control. The  
 248 reference telescope was used both to trigger events and determine the impact  
 249 point of tracks at the DUT. Due to beam time constraints, only three out of  
 250 the five aforementioned SuperPix0 chips were tested with beam. One chip at  
 251 a time was used to study the dependence of the efficiency on the angle of the  
 252 impinging particles, whereas either one or two chips were put in the beam line  
 253 when studying the dependence of the efficiency on the value of the discriminator  
 threshold. The schematics of both setups are shown in Fig 5.




Figure 5: Test beam setup with either one (a) or two (b) detectors under test (DUT). The drawing is not in scale. T1...6 represent the double-sided telescope planes

254

#### 255 4. Trigger and Data Acquisition

256 The DAQ infrastructure is very similar to the one described in detail in [10].  
 257 The main elements are two programmable VME 9U EDRO (Event Dispatch  
 258 and Read-Out) boards [13, 14] organized in a master-slave configuration and  
 259 responsible for programming the front end chips of both the telescope and the  
 260 DUT. The master EDRO is connected to the first, third, fourth and last plane of  
 261 the telescope. It generates and distributes to all elements both the readout and  
 262 BCO clocks, as well as the triggers. These are based on hit multiplicity on each

263 side of the telescope planes connected to the master. The slave is connected to  
264 the remaining planes of the telescope and to the DUT. Both EDRO boards act  
265 as event builder, packing time-ordered information from the telescope and the  
266 DUT in events that are then sent out via optical links (S-link [15]) to a Robin  
267 card [16] on a remote PC where they are written to disk. Online monitoring is  
268 performed on another PC complementing the DAQ system. The programmable  
269 BCO clock defines the time resolution of the experiment by dividing the time  
270 in corresponding events. Its period can vary from 400 ns up to 500  $\mu$ s. For all  
271 data collected during the beam-test the BCO period was set to 5  $\mu$ s.

272  
273 The DAQ software is built on the ATLAS TDAQ software infrastructure  
274 [17], which provides a complete environment with remote process control and  
275 communication, finite-state-machine, inter-process messaging, online monitor-  
276 ing and histogramming as well as a textual database infrastructure for run  
277 and front end configuration. The VIPIX team developed applications, plugins,  
278 configuration and monitoring programs specific to our EDRO boards and infor-  
279 mation stored in the raw events.

280  
281 The analysis of the BCO information stored in each event allows the mea-  
282 surement of the trigger rate, together with the DAQ dead-time, over the du-  
283 ration of each spill. A maximum acquisition rate in the order of 40 kHz was  
284 observed. The data acquisition was dead-time free for the first half of each spill,  
285 when events could be buffered in the Robin card while waiting to be copied to  
286 disk. In the second half of each spill the DAQ rate was limited to roughly 20 kHz.

287  
288 A total of about 324 million events with good data were collected with one  
289 or two SuperPix0 DUT over a period of 42 hours. For all data considered in this  
290 paper, the trigger minimum multiplicity was set to one in all trigger planes, re-  
291 sulting in a minimum request of eight hits distributed over four different planes,  
292 one hit per side.

## 293 5. Detector Performance

### 294 5.1. Silicon Telescope Alignment and Track Reconstruction

295 For each event, tracks are reconstructed from the silicon telescope hits. The  
296 same track-reconstruction software that was used for the analysis of a former  
297 test-beam [10] is employed, although here the track-finding algorithm is im-  
298 proved to use a variable number of telescope planes, since the beam test setup  
299 includes six telescope planes whereas four were used in the past.

300  
301 Typically, triggered events have just one track, with one hit for each of the  
302 two sides in each of the six telescope planes. The global reference frame is set  
303 with the  $z$  axis along the beam direction, the  $x$  axis in the horizontal plane and  
304 the  $y$  axis in the vertical plane, pointing up. The  $p$ -side silicon strips measure  
305 the local detector coordinate  $u$  along  $x$ , while the  $n$ -side strips measure the lo-  
306 cal detector coordinate  $v$  along  $y$ . The reconstruction algorithm relies on the

307 fact that the telescope planes have high efficiency and low noise, and that most  
 308 triggered events contain just one track with all its related hits, with nothing  
 309 else but a very small number of noise hits. Adjacent fired strips are grouped  
 310 in clusters, and the position of each cluster is calculated by weighting the strip  
 311 positions with their measured charge. The clusters primarily consist of one or  
 312 two strips, in similar proportions, as in a former beam test [10]. For each silicon  
 313 detector, each  $u$  hit is combined with each  $v$  hit on the opposite side to define a  
 314 local space point. All possible straight lines connecting the space-points of the  
 315 two outer detectors are considered, together with the closest space-points in the  
 316 intermediate detectors. All space point sets are then fitted to straight lines with  
 317 a minimum  $\chi^2$  fit, using roughly estimated hit uncertainties as in a former data  
 318 analysis [10]. A precise determination of the telescope resolution is not needed  
 319 for the purposes of this study.

320  
 321 In order to fit tracks, the real positions and rotations of the inner telescope  
 322 planes must be determined and accounted for. In a first phase, they are mea-  
 323 sured by using events where a single track is reconstructed, with hits on all sides  
 324 of all telescope planes within 1 mm in the  $xy$  projection, and no requirements  
 325 on the track-fit  $\chi^2$ . Beam tracks are found to have an angular distribution that  
 326 is close to normal incidence:  $5.0 \pm 0.2$  mRad in  $xz$  plane, and  $0.7 \pm 0.2$  mRad  
 327 in the  $yz$  plane. In these conditions, data permit the determination of possible  
 328 translations of the telescope-planes in  $xy$ , as well as their rotation angles around  
 329 the  $z$  axis, whereas there is no significant sensitivity to possible displacements  
 330 along  $z$  and rotations around  $x$  and  $y$ . Nominal positions and uncertainties are  
 331 thus used on these coordinates.

332  
 333 The final telescope alignment is achieved by assuming that the first and the  
 334 last telescope planes are placed at their nominal position and by minimizing the  
 335 residuals of the hits in the inner planes with respect to the extrapolated fitted  
 336 tracks. Residuals are defined as the difference between the  $u$ - and  $v$ -positions  
 337 of each hit on the telescope planes and the  $u$ - and  $v$ -positions of the fitted track  
 338 on the same planes. The alignment procedure is based on the measurement of  
 339 the dependence of the mean residuals in the  $u$  and  $v$  views on both the  $u$  and  $v$   
 340 coordinates and is described in more detail in [10].

341  
 342 After telescope alignment, events with just one track, with hits on both  
 343 sides of all six planes, and track-fit  $P(\chi^2) \geq 10\%$  are selected. In a typical  
 344 run, these requirements correspond to an overall efficiency of roughly 50% of  
 345 all triggered events. The resulting data-set has position-residual distributions  
 346 (averaged over all telescope planes) which can be approximately fitted with  
 347 Gaussians with means consistent with zero and  $\sigma = 5 \mu\text{m}$  and  $\sigma = 9 \mu\text{m}$  in the  
 348  $x$  and  $y$  view, respectively. The  $p$ -side resolution is better than the  $u$ -side one  
 349 because the presence of an additional floating strip improves the uniformity of  
 350 the charge splitting among the readout strips.

351  
 352 Typical  $p$  and  $n$ -plane residual distributions are presented in Fig. 6 and show




Figure 6: Typical residual distributions (points) between fitted tracks and hits in all telescope planes for the the p-side (a) and the n-side (b). The line represents a Gaussian fit. Tails are truncated because of the requirement on the track fit  $\chi^2$  probability described in the text.

353 sizable deviations with respect to a Gaussian shape, implying the presence of  
 354 some systematic effects. We could not find evidences connecting these distribu-  
 355 tions to mis-bonded channels or the presence of insensitive strips. At any rate,  
 356 the widths of the residual distributions indicate that track extrapolation to the  
 357 devices under test are precise enough for the rest of the analysis.

### 358 5.2. Hybrid Pixels Efficiency and Resolution

359 The efficiency of the DUT is studied both as a function of the angle of the  
 360 track with respect to the normal to the detector (angle of incidence  $\theta$ ) and as a  
 361 function of the threshold used in the pixel charge comparators.

362  
 363 In order to vary the angle of incidence, the DUT are rotated in the  $xz$  plane  
 364 from  $0^\circ$  to  $60^\circ$  in steps of  $15^\circ$ , and then up to a maximum of  $70^\circ$ . In runs  
 365 at normal incidence, pixel charge thresholds are varied from 730 to 820 DAC  
 366 counts, corresponding to a range from about 12.5% to 40.6% of the charge re-  
 367 leased by a m.i.p.. Relatively high thresholds are used in order to overcome  
 368 the data-acquisition limitations of the prototype under test described in section  
 369 2.4. A different acquisition run with about one million events is taken for each  
 370 condition.

371  
 372 Hits in the DUT are defined as clusters of fired pixels that are either adja-  
 373 cent or separated by up to one non-fired pixel along either  $u$  or  $v$ . The cluster  
 374  $u$  and  $v$  local positions are set to the unweighted averages of the  $u$  and  $v$   
 375 positions of the fired pixels. To associate hits in the DUT to the reconstructed  
 376 track, we first study the residual distributions between the track extrapolation  
 377 at the DUT and the cluster positions, so as to align the DUT in  $x$  and  $y$  by  
 378 using the mean of the residuals. No alignment is performed in the angle around  
 379 the  $z$  axis nor in the other degrees of freedom. After alignment, we observe




Figure 7: Example  $u$ -view residual distribution (points) for tracks hitting a hybrid pixel detector at normal incidence (a) and at 60° incidence angle (b). The line represents a Gaussian fit. The red vertical lines show the requirements on the residual to consider the hit associated to the extrapolated track.

380 centered and approximately Gaussian residual distributions with a negligible  
 381 amount of noise hits. The residual distributions in the  $u$ -view for data collected  
 382 with a pixel-charge threshold corresponding to about 25% of a m.i.p., at both  
 383 normal and 60° beam incidence angle, are shown in Figure 7. The width of  
 384 these residuals is driven by the DUT intrinsic resolution, which is nominally  
 385  $50 \mu\text{m}/\sqrt{12} \approx 14.4 \mu\text{m}$  at normal incidence and increases with the incidence  
 386 angle because the track ionization is distributed on a larger number of pixels,  
 387 some of which may more easily be under threshold. Figure 8a shows the  $u$ -view  
 388 residual width, as estimated by the  $\sigma$  of a Gaussian fit, as a function of the angle  
 389 of incidence of tracks for the three pixel sensors under test as well as a Monte  
 390 Carlo simulation, which is described in next section. From  $\theta = 0$  to  $\theta = 70^\circ$ , the  
 391 residual width in the  $x$ -direction increases approximately from  $10 \mu\text{m}$  to  $70 \mu\text{m}$ ,  
 392 because tracks release their ionization over an increasingly larger amount of pix-  
 393 els. This is confirmed in Figure 8b, which reports the average cluster size as a  
 394 function of the incidence angle. In the  $y$ -direction, the residual width is larger  
 395 than along  $x$  for normal incidence tracks, and ranges from  $15 \mu\text{m}$  to  $19 \mu\text{m}$ . The  
 396 larger  $y$  residual width is understood to originate from the larger uncertainty of  
 397 the track extrapolation along  $y$  from the silicon telescope.

398  
 399 Hits in the DUT are associated to extrapolated tracks by requiring that they  
 400 are closer than 4 times the (angle dependent) width of the residual distribution,  
 401 plus  $60 \mu\text{m}$  to account for non-Gaussian tails caused by delta-rays. The detec-  
 402 tor efficiency is evaluated by dividing the number of tracks with at least one  
 403 associated hit by the total number of tracks that extrapolate to the sensitive  
 404 area of the DUT. The total number of such tracks intercepts on all SuperPix0  
 405 DUT is about 560,000. Due to fabrication defects, the prototypes are insensi-  
 406 tive on 4 pixel columns at the center of the wafers in the  $u$ -view: this area is




Figure 8: Width of the pixel residual distribution in the  $u$ -view (left) and average number of pixels per cluster (right) as a function of the angle of incidence of tracks, for the chips under test. Data were taken at a threshold corresponding to about 25% of a m.i.p.. Monte Carlo expectations are shown for comparison.

407 excluded from the sensitive area together with a safety margin corresponding to  
408 an additional  $50 \mu\text{m}$  pixel spacing. To avoid border effects, the regions within  
409  $50 \mu\text{m}$  from the top and the bottom, and the regions within  $150 \mu\text{m}$  from the left  
410 and the right borders of the detector are excluded as well. At non-zero track  
411 incidence, pixel detectors are observed to be inefficient in an area where their  
412 aluminum frame intercepts the beam particles before they reach the sensors.  
413 Although the extent of the effect along the  $x$  coordinate is well described by  
414 geometrical shadowing, the mechanism that causes the observed inefficiency is  
415 not understood. To obtain the DUT hit efficiency, the inefficient area related  
416 to the shadowing effect is also excluded. A Bayesian estimate of the efficiency  
417 and its uncertainty is obtained by using a Jeffreys' prior [? ]. Similar results  
418 are obtained by using the naive estimators  $\epsilon = k/n$  and  $\sigma^2(\epsilon) = k(n-k)/n^3$ ,  
419 where  $k$  denotes the number of hit-associated tracks and  $n$  the number of tracks  
420 that extrapolate to the sensitive area of the sensors. The measured efficiency is  
421 shown on the left side of Fig 9 as a function of the angle of incidence of tracks  
422 for the three pixel sensors under test. Data were collected with a threshold  
423 of 770 DAC counts, corresponding to about 1/4 of the signal of a m.i.p.. The  
424 chip efficiency at normal incidence and as a function of the value of the charge  
425 threshold is shown on the right side of Fig. 9. Inefficiencies are uniformly distributed  
426 among pixels and no insensitive pixel was found. However the efficiency  
427 is found to depend on the distance of the track extrapolation to the center of  
428 the closest pixel in the  $y$  coordinate (Figure 10). Pixel sensors at the refer-  
429 ence threshold, corresponding to 1/4 of a m.i.p., are close to full efficiency for  
430 normal-incidence tracks. More precisely, for this threshold and for smaller ones,  
431 an apparent maximum efficiency plateau at about 99.5% is reached. When the  
432 threshold is increased above the reference of 1/4 of a m.i.p., the data indicate  
433 a progressive and significant efficiency drop. The analysis also shows that the




Figure 9: Hit efficiency as a function of the angle of incidence of tracks when the pixel charge threshold corresponds to about 25% of a m.i.p. (left), and as a function of the threshold for normal-incidence tracks (right), for all detectors under test. The DAC values in the picture on the right correspond to a range from 12.5% to 40.6% of the charge released by a m.i.p.. Monte Carlo expectations are also shown.

434 efficiency decreases considerably for non-zero angle of incidence. For all chips  
 435 under test, the efficiency falls from  $\sim 99.5\%$  to a minimum of about 80% for 60°  
 436 angle of incidence, and then moderately increases at 70°.

437

438 The efficiency drop with the track incidence angle and with the distance  
 439 from the closest pixel center in the  $y$  coordinate is understood as caused by the  
 440 fact that track ionization in the sensitive area of the detector is shared among  
 441 a larger number of pixels: along the  $x$  coordinate because of the incidence  
 442 angle, and along the  $y$  coordinate as the track hit moves from the pixel center  
 443 to the pixel border. For increasing angles of incidence, the released ionization  
 444 also increases because a larger amount of silicon is traversed. However, charge  
 445 sharing among an increased number of pixels is such that the probability that  
 446 all involved pixels remain under threshold increases, up to angles of incidence  
 447 of about 60°. The moderate efficiency increase between 60° and 70° can be  
 448 explained by the fact that the increase in the number of involved pixels prevails  
 449 on the moderate reduction of average ionization per pixel.

## 450 6. Hybrid Pixels Response Modeling

451 The response of the SuperPix0 chip has been modeled fairly well using a  
 452 coarse Monte Carlo simulation, which includes energy loss in silicon with a Lan-  
 453 dau distribution, charge splitting among the geometrically interested pixels, and  
 454 the presence of a threshold comparator. On top of these features, an additional  
 455 inefficiency of 0.5% has been introduced in order to match the apparent data  
 456 efficiency saturation around 99.5%. A simple simulation cannot explain such  
 457 a plateau, which is believed to be related to the limitations mentioned in sec-




Figure 10: Hit efficiency as a function of the track extrapolation distance from the center of the closest pixel along the  $y$  coordinate, on the left for normal incidence tracks, and on the right for tracks at  $60^\circ$  incidence angle.

458 tion 2.4 and the related workaround in the readout scheme. The presence of  
 459 noise and threshold dispersion has been tentatively simulated but was found to  
 460 produce negligible effects, and it was turned off for the results that are shown  
 461 here.

462 The Monte Carlo simulation proceeds as follows. First, straight line particle  
 463 tracks at fixed specified incidence angle and uniformly distributed in  $x$  and  $y$  are  
 464 generated. For each track, the segments corresponding to the traversal of each  
 465 crossed pixel are calculated, and the related energy loss is randomly extracted  
 466 from the distribution of the energy loss in Silicon, according to a Landau distri-  
 467 bution whose mean and width parameters are taken from the literature [?  
 468 ].

469 Each pixel energy loss is evenly divided along  $0.1 \mu m$  steps within its seg-  
 470 ment, and each step energy loss  $dE$  is split between the affected pixel, the closest  
 471 one in  $x$  and the closest one in  $y$ . The charge attributed to the closest pixel in  $x$   
 472 increases linearly from 0% for charge released exactly at the pixel center to 25%  
 473 when approaching the border between two pixels in  $x$ , and the same happens  
 474 along  $y$ . The remaining charge (larger or equal to 50%) is attributed to the hit  
 475 pixel.

476 In an alternative approach the charge splitting is implemented as a 2D Gaus-  
 477 sian distribution, with the  $\sigma$  parameter set such that tracks hitting the center  
 478 of a pixel deposit 50% of their charge on that pixel. Both methods give similar  
 479 results, but the first method appears to fit the data better.

480 Clusters, or hits, are built in the same way as for the data, e.g. two fired  
 481 pixels are considered to be in the same cluster if there is at most one non-fired  
 482 pixel between them in both  $u$  and  $v$  directions.

483 In order to compare the predicted behavior of the SuperPix0 chip with the  
 484 data, for each configuration of threshold and angle of incidence realized at the  
 485 beam test 10000 events are generated and analyzed as the data. As shown in  
 486 Fig. 9, the dependence of the efficiency on the angle of incidence is reasonably




Figure 11: Simulated pixel detector efficiency for track incidence angle of  $45^\circ$  (left) and at  $60^\circ$  (right) as a function of the threshold. According to the simulation, the data were collected using an effective threshold equal to 29% of the ionization produced by a m.i.p.. The range of m.i.p. fractions from 0.15 to 0.35 corresponds approximately to the range of thresholds DAC counts from 725 to 789.

487 well modeled, although the minimum of the efficiency is predicted to be closer  
 488 to  $45^\circ$  than to  $60^\circ$ . The simulation confirms that the efficiency dependence  
 489 on the incidence angle can be explained by the combination of two effects: as  
 490 long as the angle of incidence increases, the per-pixel collected charge decreases,  
 491 but the number of affected pixels increases. As a consequence, the probability  
 492 that *all* the pixels are under threshold first increases and then decreases. The  
 493 simulation reproduces reasonably well the dependence of the chip efficiency on  
 494 the charge threshold (Fig. 9), and the dependence of the  $x$  residual distribution  
 495 width and the cluster size on the incidence angle (Fig. 8).

496  
 497 To obtain an accurate fit to the data, the simulation has to shift the pixel  
 498 thresholds by a fixed amount equal to 4% of a m.i.p. with respect to the values  
 499 that were measured in laboratory tests (Section 2.4). Figure 11 shows the  
 500 simulated efficiency at  $45^\circ$  and  $60^\circ$  when varying the threshold. According to  
 501 the simulation, the pixels would be fully efficient (i.e. they would reach the  
 502 apparent 99.5% efficiency plateau) for thresholds equal or smaller than 0.16 of a  
 503 m.i.p.. This corresponds in the data to about 729 DAC counts or to a nominal  
 504 threshold of about 12% of a m.i.p..

## 505 7. Conclusions

506 The VIPIX collaboration has tested three prototype SuperPix0 hybrid pixel  
 507 detectors with a 120 GeV pion beam at the SPS H6 beam line at CERN. A  
 508 telescope consisting of six double-sided silicon strip detectors was used to re-  
 509 construct tracks that were then used to evaluate the performance of the sensors  
 510 under test.

511

512 The efficiency of the chips has been measured as a function of both the an-  
513 gle of incidence of the impinging particles and the threshold used in the pixel  
514 charge discriminators. Relatively high threshold settings were used to overcome  
515 some fabrication defects that were affecting the readout chain and are now fully  
516 understood. The width of the distributions of residuals between the position of  
517 detector hits and the pion impact points suggests the detector resolution is con-  
518 sistent with the expectation for a 50  $\mu\text{m}$  pitch pixel detector with digital readout.

519  
520 The chip efficiency for tracks at normal incidence is found to saturate at  
521 about 99.5% for charge threshold corresponding to less than 25% of the energy  
522 loss expected for a m.i.p.. This behaviour is believed to be due to an *ad-hoc* fix  
523 up implemented in the readout scheme to avoid the consequences of the afore-  
524 mentioned defects, already in the current version of the prototype. A significant  
525 efficiency drop is observed for non-zero angles of incidence, which is understood  
526 to be related to charge splitting among an increasing number of pixels.

527  
528 A coarse Monte Carlo simulation is able to model reasonably well the fea-  
529 tures observed in the data and suggests that lowering the threshold to  $\sim 12\%$  of  
530 a m.i.p. would result in a sensor that is fully efficient at all incidence angles.

531  
532 Conclusioni rispetto all'uso nel layer0 di SuperB?

## 533 References

- 534 [1] The SuperB Conceptual Design Report, INFN/AE-07/02, SLAC-R-856,  
535 LAL 07-15. Available online at <http://www.pi.infn.it/SuperB>
- 536 [2] B. Aubert for the BABAR Collaboration, "The BABAR detector", NIM  
537 A 479 (2002) 1-116.
- 538 [3] A. Huffman, "Fabrication, Assembly and Evaluation of Cu-Cu Bump-Bond  
539 Arrays for Ultra-fine Pitch Hybridization and 3D Assembly", presented at  
540 Pixel 2008, September 22-26, 2008, Fermilab, Batavia (IL), USA
- 541 [4] N. Zorzi, et al., "Fabrication and characterization of n-on-n silicon pixel  
542 detectors compatible with the Medipix2 readout chip", NIM A 546 (2005)  
543 46
- 544 [5] F. Huegging, et al., "Design and test of pixel sensors for operation in severe  
545 radiation environments", NIM A 439 (2000) 529-535
- 546 [6] L. Ratti et al., "Design of Time Invariant Analog Front-End Circuits for  
547 Deep N-Well CMOS MAPS", IEEE Trans. Nucl. Sci. 56(4) (2009) 2360-  
548 2373.
- 549 [7] G. Traversi, "Charge Signal Processors in a 130 nm CMOS Technology for  
550 the Sparse Readout of Small Pitch Monolithic and Hybrid Pixel Sensors",  
551 IEEE Trans. Nucl. Sci. 58(5) (2011) 2391-2400.

- 552 [8] S. Betraying, et al., "The SLIM5 low mass silicon tracker demonstrator",  
553 NIM A 623 (2010) 942-953.
- 554 [9] A. Gabrielli et al., "On-chip fast data sparsification for a monolithic 4096-  
555 pixel device", IEEE Trans. Nucl. Sci. 56(3) (2009) 1159-1162.
- 556 [10] R. Turchetta, NIM A 335 (1993) 44.
- 557 [11] M.Villa et al., NIM A 617 (2010) 596.
- 558 [12] L. Fabbri et al., NIMA 617 (2010)321.
- 559 [13] H.C. van der Bij, R.S. McLaren, O.Boyle, G. Rubin, IEEE Trans. Nucl.  
560 Sci. 44 (3) (1997) 398.
- 561 [14] R. Cranfield, G. Crone, D. Francis et al, "The ATLAS Robin", JINST 3  
562 (2008) T01002.
- 563 [15] ATLAS Collaboration, "High Level Trigger data acquisition and control",  
564 CERN/LHCC/2003-022, 2003.
- 565 [16] D. Casadei, "Estimating the selection efficiency", 2009arXiv0908.0130C.
- 566 [17] H. Bichsel, "Stragglings in thin silicon detectors", Rev. Mod. Phys. 60 (1988)  
567 663-699.