



The upgrade of the VerTeX detector of the Belle II experiment

Guglielmo Francesco Benfratello

Univ. and INFN Pisa




UNIVERSITÀ DI PISA




The Belle II experiment

- Belle II searches for new physics at the luminosity frontier.
- Operates at the SuperKEKB collider (KEK, Japan):
 - Asymmetric e^+e^- collisions @ $\Upsilon(4S)$ resonance (10.58 GeV)
- Belle II integrated luminosity goal: 50 ab^{-1} in 2042
- SuperKEKB exp. peak luminosity: $\mathcal{L} = 6 \times 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$ ($> \times 10$ current value)
- Present VerTeX Detector (VXD) has excellent performance for current occupancy ($< 2\%$)
- Limited safety margin and **performance degradation in high background** scenario at target luminosity
- **Belle II upgrade project** still to be approved, TDR in 2027
- **New VerTeX detector (VTX)** \Rightarrow high granularity, low material budget, operated at room temperature
 - 5 layers of pixelated sensors \Rightarrow new chip under submission (**OBELIX**)



We are here
 (5.2×10^{34} , world record)





Current VerTeX Detector (VXD)

Pixel Detector (PXD)

- 2 layers of DEPFET sensors
- 75 μm thick (0.25% X/X_0)
- Long integration time (20 μs)

PXD damaged after major beam loss in 2024
 \Rightarrow kept off until machine operation stabilizes




Cooling

- PXD matrix $\Rightarrow \text{N}_2$
- PXD electronics and SVD $\Rightarrow \text{CO}_2 @ -25\text{ }^\circ\text{C}$

Silicon Vertex Detector (SVD)

- 4 layers of double sided silicon strip detectors (DSSDs)
- 300 μm thick (0.7 % X/X_0)
- Good time resolution (2 ns)
- Overall stable operation



VTX baseline

iVTX

- 2 silicon ladders layers
- High hit rate
- Low material budget
- Passive cooling

	L1	L2
Radii [mm]	14.1	22.0
# Ladders	6	10
# Sensors per Ladder	4	4
Exp. hit rate [MHz cm ⁻²]	34.0	16.0
Material budget [% X ₀]	0.3	0.3

VTX requirements (from CDR)

- **Hit rate** up to 120 MHz/cm²
- **Fast time stamping** (50-100 ns)
- **Resolution** < 15 μm ⇒ pitch of 30-40 μm
- **Power consumption** ~ 200 mW/cm²
- **Operation simplicity and reduced services** ⇒ cooling @ room temperature
- **Radiation tolerance:**
 - TID ~ 100 Mrad
 - NIEL ~ 5 × 10¹⁴ 1 MeV n_{eq}/cm²
- **Light material budget**
- **Depleted Monolithic Active Pixel Sensor (DMAPS) technology** chosen

oVTX


staggered ladders layers
ICE ITS2 inspired
Challenge: long ladders
with low material budget
water cooling

OBELIX

Same CMOS DMAPS
silicon sensor used in all
the 5 layers
Developed according to
Belle II requirements



VTX baseline



iVTX

- 2 silicon ladders layers
- High hit rate
- Low material budget
- Passive cooling

oVTX


- 3 staggered ladders layers
- ALICE ITS2 inspired
- Challenge: long ladders with low material budget
- Water cooling

OBELIX

- Same CMOS DMAPS silicon sensor used in all the 5 layers
- Developed according to Belle II requirements



	L1	L2	L3	L4	L5
Radii [mm]	14.1	22.1	82.5/89.0	108.0/114.5	133.5/140
# Ladders	6	10	36	48	60
# Sensors per Ladder	4	4	16	20	24
Exp. hit rate [MHz cm ⁻²]	34.0	16.2	0.76	0.40	0.26
Material budget [% X ₀]	0.3	0.3	0.8	0.8	0.8

Specs ×4 max expected hit rate





VTX performance

- Good performance despite IR constraints
- Significantly improved π_{soft} detection efficiency
- $\sim 30\%$ better B vertex resolution:
 - $25 \mu\text{m} \Rightarrow 17 \mu\text{m}$ in conservative background
- But $\sim 15\%$ lower K_S^0 efficiency:
 - Most affected by geometry changes due to space constraints
- Studies ongoing on performance with other post-LS2 detectors





TJ-Monopix 2

- TJ-Monopix 2 CMOS DMAPS prototype of OBELIX
- Developed for ATLAS ITk in TowerJazz 180 nm process
- Modified process to **increase radiation resistance**
- Square matrix of 33 μm pixels ($512 \times 512 \Rightarrow 2 \times 2 \text{ cm}^2$)
- Column-drain readout, 25 ns timestamping
- R&D chip with **4 front-end flavors**
 - Different biasing mechanisms and coupling (DC, AC) between sensor and amplifier




TJ-Monopix 2 testing

- Recent Belle II focus on irradiated sensors (up to NIEL 5×10^{14} 1 MeV n_{eq}/cm^2)
 - ⇒ Study performance at expected integrated fluence
 - ⇒ Needed to choose OBELIX front-end and operating temperature
- Extensively tested in laboratory and with e^- beams
- Results on irradiated sensors :
 - Better performance of **DC-coupled front-end (DCC)** compared to AC-coupled front-end (HVC)
 - ⇒ chosen for OBELIX
 - High **detection efficiency (>99%)** up to 40 °C
 - ⇒ operating temperature for cooling design




OBELIX design



- OBELIX pixel matrix inherited from TJ-Monopix 2 but larger ($464 \times 896 \Rightarrow 2.96 \times 1.53 \text{ cm}^2$)
- Only DC coupled frontend, 47 ns timestamping
- Column-drain readout with new digital periphery for **triggered operation**:
 - Higher hit rate tolerance (up to 120 MHz/cm^2), $10 \mu\text{s}$ trigger latency
 - Trigger logic for Belle II
 - Mitigated TJ-Monopix 2 flaws discovered during testing
- Currently under submission \Rightarrow available from late Summer '26



iVTX design





- Silicon ladders:
 - Power and data transfer via **redistribution layer** (RDL) on sensor sensible side
 - RDL done in post-processing phase, under development with in-house process
- **Passive cooling** with high heat-conductance material (TPG)
 - ⇒ radiation hardness confirmed by recent studies
 - **Chip power consumption** $\sim 300 \text{ mW/cm}^2$ considered for iVTX prototypes
 - Upcoming tests on prototypes



oVTX design

- **Staggered ladders** \Rightarrow overlap between adjacent ladders
- Ladders inspired by ALICE ITS2 but **4-5 \times more power consumption**
 - Carbon-fiber structure
 - **Water cooling** \Rightarrow cold plate
 - OBELIX sensors glued on top of the cold plate
 - Al flex for readout and power distribution
- Great effort to keep **material budget** $<0.8\% X/X_0$ per layer
- Longest ladder (70 cm) prototype tested
- Still challenges in the integration with other IR elements




Conclusions

- SuperKEKB upgrade to reach target luminosity $\mathcal{L} = 6 \times 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$
 - Redesign of the Interaction Region \Rightarrow **new VerTeX detector** (VTX)
- Significant **space constraints** due to new IR design
- Fully pixelated VTX with **CMOS DMAPS OBELIX** sensor
 - First OBELIX submission ongoing
- 5 layers with **different ladder concepts**:
 - **Inner 2 layers** (iVTX): silicon ladders, passive cooling
 - **Outer 3 layers** (oVTX): ALICE ITS2 inspired ladders, water cooling
- **Exciting challenges until 2032!**

Background

- Background simulation after LS2 difficult due to *not-so-easily-simulated evolution*
- Three scenarios considered:
 1. Optimistic ($\times 2$, simple scaling of the background before LS2 to the target beam parameters);
 2. Intermediate ($\times 5$);
 3. Conservative ($\times 10$, scaling of an order of magnitude)
- Many detectors will reach their **maximum allowed occupancy** with scenarios 2 and 3 (SVD, CDC, TOP)




Comparison between front-ends

DC-coupled front-end


Electrode directly coupled

Biasing:



Non irr.: same as p-well
Irr.: up to 20 V


Input circuit:



AC-coupled front-end

Electrode coupled via a capacitor

Biasing:



Input circuit:

