


Test setup for the fully-digital SiPM

Davide Falchieri, Luigi Rignanese

INFN Bologna

12 February 2026

Aspides prototype chip




package CPGA100

ASIC I/O pinout:


- 5 mm²
- 66 total pads
 - 28 digital pads
 - 14 outputs
 - 14 inputs
 - 36 analog pads
 - 8 bias voltages
 - 24 power supply
 - 4 SPAD bias
- 2 breakers

DAQ conceptual scheme



FPGA board: Kintex Ultrascale+ AXKU062

2 low-density FMCs



1 high-density
FMC connector


external clock

- ↔ USB-UART
- ↔ Gigabit Ethernet
- ↔ 2 optical transceivers




<https://www.en.alinx.com/Product/FPGA-Development-Boards/Kintex-UltraScale/AXKU062.html>

From UART bus to IPbus ?






For the DAQ of the first test chip we used the UART bus.
If needed, we can move to CERN Ipbus:
the firmware structure is very similar, but the data
throughput to the PC is much higher

FMC breakout boards



<https://www.en.alinx.com/Product/FMC-Cards/Other/FL1010.html>

Proposal 1, 4



The level shifters on Alinx board are very slow ... probably not acceptable


The market offers low-cost FMC breakout boards that could be useful in our DAQ readout chain

<https://www.en.alinx.com/Product/FMC-Cards/Other/FL1010-V.html>

Proposal 2 with modification

Proposal 1

mainboard with all the services and a 40-pin connector to FPGA



pros:

- just 1 board to design





cons:

- active components on the mainboard



Proposal 2

breakout with only level shifter



pros:

- just 1 board to design




cons:

- still active components on the mainboard



Proposal 3

custom breakout board with LDOs and level shifters



pros:

- no active components on the daughter




cons:

- 2 boards to be develop



Proposal 4

Daughter-board with only HV connector and all the pins are connected to a connector to the mainboard with all the services and a 40 pin connector to FPGA



pros:

- no active components on the daughter




cons:


- 2 boards to be develop



Evaluating Samtec connectors



micro pitch board-to-board terminal and socket strips



samtec

- Series up to 10,000 cycles
- Wide array of board stacking heights
- Various mating orientations
- Rugged options
- Numerous contact styles
- Stack heights .235" (5.91 mm) - .754" (19.15 mm)
- Available up to 100 pins

<https://www.samtec.com/flex-stacking/low-profile/050-pitch-terminals-sockets/>



Outlook



- We are currently aiming at **proposal 4** as our baseline target architecture.
- What do we need to do:
 - buy a FMC breakout board from Alinx
 - design the daughter board
 - design the main-board
 - start designing the firmware for ASIC configuration and readout