


# **Status attivita' Roma1 2011/2012**

# **INDICE:**

- **Rivelatore al Silicio per JLAB12:**
  - Caratteristiche del rivelatore
- **PCB rigido (FR4) Multilayer per SiD**
  - a) Piano X
    - Struttura geometrica
    - Simulazioni ed ottimizzazione del rapporto Segnale Rumore
    - Scheda
  - b) Piano Y
    - Struttura geometrica
    - Simulazioni ed ottimizzazione del rapporto Segnale Rumore
- **PCB flessibile (Kapton) per connessione all'APV25**
- **Back-Plane**
- **Elettronica di Front-End**
  - Test APV25



Chip overall

6.5mm

8.5mm

8.5mm

103500 ± 40

97000

80000

5mm

10mm

5mm

80000

strip direction

100000 ± 20

105000 ± 40

**Disegno custom per JLAB12  
da un wafer di 6" (152mm)**


**number of strips : 2070**

strip length : 78500 (No. 1-100) (A)

strip length : 95500 (No. 101-300) (B)

(No. 1871-2070) (C)

strip length **103500** (No. 301-1870) (D)

 no pattern area  
(can use mechanical support)

**HAMAMATSU**  
*Photon is our business*

10mm

(C)

h

i

e

d

b

(A)

(B)

(D)

k

j

a


l

c


f

g





## Dal rivelatore (Hamamatsu) ai Piani X e Y




# **PCB Rigido per SiD:**






- **Necessità di ottimizzare gli ingombri, e la lunghezza delle piste.**
- **Necessità di ottimizzare il piano di massa.**
- **Necessità di progettare due PCB rigidi distinti, di uguali dimensioni, per i piani X e Y.**
- **Necessità di prevedere una culla di alloggiamento del rivelatore al silicio (SiD) nel PCB rigido stesso.**
- **Necessità di poter essere realizzato con le attuali capacità tecnologiche ad un costo contenuto.**

**PIANO X**


# PCB X formato da 4 strati o Layer








Supporto per il silcio






23 cm

fori di fissaggio




30 cm


10

# Risultati delle simulazioni delle piste del PCB X





# PCB Piano X.








# Prove di Saldatura ad Ultrasuoni sul terrazzamento



# Vista Frontale del semi piano X









**PIANO Y**


# PCB Y formato da 2 strati o Layer



**Vista dall'alto dell'intero sistema PCB e Backplane (con i connettori aggiungivi)**



**SNR = Min 18.1 - Max 21.4**



## SNR del PCB X e PCB Y

SNR	PCB X	PCB Y
MIN	16.2	18.1
MAX	20.6	21.4


**PCB Y** pronto per la realizzazione del disegno finale in officina elettronica della Sezione con seguente realizzazione delle schede!!!

# PCB Flessibile in Kapton




# Back-Plane APV25

Connettori Schede APV25



Connettore HDMI per Configurazione e lettura delle schede.

# Regolatori di Tensione del Back Plane




## Opportunità di:

- Usare i regolatori di tensione sul Back-Plane
- Usare i regolatori di tensione sulla scheda APV25 (Solo test di Laboratorio)
- Usare il generatore di tensione per andare direttamente alle schede APV25



# Setup per i test su APV25






The screenshot shows the **APV25-S1 Control Panel** software interface. It is divided into several sections for configuring the camera module:


- USB - I2C Interface settings**:
  - COM: 8 (Buttons: Open COM Port, Close COM Port)
  - Toggle RED Led:
  - USB I2C: 7
- APV**: 3 (Button: Find APV, Addr = ..)
- Parameter Settings** (each with an OK button):
  - I PRE: 98
  - I P CASC: 52
  - I P SF: 34
  - I SHA: 34
  - I SSF: 34
  - I PSP: 55
  - I MUX IN: 34
  - I SPARE: ..
  - I CAL: 25
  - V FP: 30
  - V FS: 60
  - V PSP: 40
  - CDRV: 254
  - CSEL: 1
  - LATENCY: 70
  - MUXGAIN: 4
- Mode Register** (each with an OK button):
  - Preamp Polarity:  Non Inverting,  Inverting
  - R-O Frequency:  20 MHz,  40 MHz
  - R-O Mode:  Deconvolution,  Peak
  - Cal Inhibit:  OFF,  ON
  - Trigger Mode:  3 Samples,  1 Sample
  - Analog Bias:  OFF,  ON

# Controllore APV25




Altera Flex 10K10



# Ricostruzione del Segnale con autocalibrazione




# Ricostruzione del Segnale Impulsaggio Esterno



**RISERVA**


# Modello Tridimensionale PSPICE 5 Strip



## • Modello del rivelatore


→ 1 Cella:  $L_{\text{strip}} = 250 \mu\text{m}$

→ 400 Celle:  $L_{\text{strip}} = 10 \text{ cm}$




... modellizzazione finale estesa a 15 Strip

# Modello PSPICE a 15 Strip




# Simulazioni PCB rigido



**Filo AI**  
**PCB rigido**  
**Connettore P5KS**  
**PCB Kapton**

**Connettore ZIF**  
**Ingresso APV25**



**T1 PartName: TLOSSY**

Name	Value
C	= 18e-12
LEN=0.08	
R=9.55	
L=208e-9	
G=0.9	
C=18e-12	

Include Non-changeable Attributes  
 Include System-defined Attributes

R ( $\Omega$ )	C (pF)	L (nH)	G (S)	Crosstalk (%)
9.55	122	401	0.02	0.1
9.55	20	761	2.6	9.5



# Saldatrice ad ultrasuoni KS4526 e Microscopio Leica APO Z16

