



BULLKID-DM Readout Electronics

Bimonthly digest, 23.09.2025


Timo Muscheid, Robert Gartmann, Daniel Crovo, Luis E. Ardila, Frank Simon



Phase Noise Analysis






- Evaluation of noise contributions of individual signal processing stages
- Measurement setup:
 - Single tone, $f = 831$ MHz, max. amp
 - DAC output -> Spectrum Analyzer
 - Loopback -> Python library „pylpsd“
- Target: -100 dBc @ 0.1-10 kHz
- Detailed phase noise analysis results: agenda.infn.it/event/48327



DAC output is limiting phase noise!


Optimization of Clock Tree




For weak readout tones,
quantization noise becomes dominant

Further Improvement of DAC Output

5 GHz clock signal:




831 MHz DAC output:



External clock source improves the system phase noise

Readout Tone Frequency Resolution



Number of required samples depends on resolution:

$$n = \frac{f_s}{\Delta f} \quad \text{with } f_s = 250 \text{ MHz}$$

$W_s = 2 \times 16 \text{ Bit}$ with $W_s := \text{Bitwidth per sample}$

For 16 readout lines:

Δf	Memory
200 Hz	640 Mb
4 kHz	32 Mb

Available Memory:
60.5 Mb

Possible Solutions:

- Store samples in DDR
- Tone generation based on DSP

Note:

Resonance circle acquisition
is not affected, $\Delta f < 1 \text{ Hz}$

Other News

- LTD proceedings ready, will be submitted this week
- Migration of firmware to ZCU208 to evaluate faster ADCs
- New PhD student in KIT group: Daniel Crovo
- New Master student started working on the integration of LANTERN into the DAQ system (Hardware + Firmware)