

Sequential circuits in VHDL

Tuesday, 24 June 2025 14:30 (2 hours)

Synchronous logic design. Inference in VHDL. State machines

Presenter: TRIOSI, Andrea (Universita' degli Studi di Padova)

Session Classification: Hands on