

FPGA design flow

Monday, 23 June 2025 10:00 (1 hour)

Source files, Intellectual Property files, constraints files, Simulation, Synthesis, Implementation, Debugging

Presenter: TRIOSI, Andrea (Universita' degli Studi di Padova)

Session Classification: Introduction to VHDL