
Recap

Switch R19 into R23



- Clock @40 MHz is sent to the chip from the FPGA
- Clock OUT not used for the deserializer
- Same configuration of the registers


fcaafcaafcaafcaa 1 OUTPUT LINES fcaafcaafcaafcaa rcaarcaarcaarcaa<mark>fcaafcaafcaafcaa</mark> 20 fcaafcaafcaafcaafcaafcaafcaa 21 fcaafcaafcaafcaafcaafcaafcaa 22 fcaafcaafcaafcaafcaafcaafcaa 23 fcaafcaafcaafcaafcaafcaafcaa 24 fcaafcaafcaafcaafcaafcaafcaa 25 fcaafcaafcaafcaafcaafcaafcaa 26 fcaafcaafcaafcaafcaafcaafcaa fcaafcaafcaafcaafcaafcaafcaa 27 28 fcaafcaafcaafcaafcaafcaafcaa 29 fcaafcaafcaafcaafcaafcaafcaa 30 fcaafcaafcaafcaafcaafcaafcaa

afcaafcaafcaa 2 OUTPUT LINES afcaafcaafcaa tcaatcaatcaatcaafcaafcaafcaa 21 fcaafcaafcaafcaafcaafcaa 22 fcaafcaafcaafcaafcaafcaa 23 fcaafcaafcaafcaafcaafcaa 24 fcaafcaafcaafcaafcaafcaafcaa 25 fcaafcaafcaafcaafcaafcaa 26 fcaafcaafcaafcaafcaafcaa 27 fcaafcaafcaafcaafcaafcaa 28 fcaafcaafcaafcaafcaafcaa 29 fcaafcaafcaafcaafcaafcaa 30 fcaafcaafcaafcaafcaafcaa 31 fcaafcaafcaafcaafcaafcaa 32 fcaafcaafcaafcaafcaafcaa 33 fcaafcaafcaafcaafcaafcaa

... About ten lines of IDLE words...

New Configuration: rescue mode with R23

- Clock @40 MHz is sent to the chip from the FPGA
- Clock @320 MHz from outside (J11)
- Register configuration equal to the one for Rescue Mode



1 OUTPUT LINE

2 OUTPUT LINES

17	fcaafcaafcaafcaafcaafcaa
18	fcaafcaafcaafcaafcaafcaa
19	fcaafcaafcaafcaafcaafcaa
20	fcaafcaafcaafcaafcaafcaa
21	fcaafcaafcaafcaafcaafcaa
22	fcaafcaafcaafcaafcaafcaa
23	fcaafcaafcaafcaafcaafcaa
24	fcaafcaafcaafcaafcaafcaa
25	fcaafcaafcaafcaafcaafcaa
26	fcaafcaafcaafcaafcaafcaa
27	fcaafcaafcaafcaafcaafcaa
28	fcaafcaafcaafcaafcaafcaa
29	fcaafcaafcaafcaafcaafcaa
30	fcaafcaafcaafcaafcaafcaa
31	fcaafcaafcaafcaafcaafcaa
32	fcaafcaafcaafcaafcaafcaa
33	fcaafcaafcaafcaafcaafcaa
34	fcaafcaafcaafcaafcaafcaa
35	fcaafcaafcaafcaafcaafcaa

35	fcaafcaafcaafcaafcaafcaa
36	fcaafcaafcaafcaafcaafcaa
37	fcaafcaafcaafcaafcaafcaa
38	fcaafcaafcaafcaafcaafcaa
39	fcaafcaafcaafcaafcaafcaa
40	fcaafcaafcaafcaafcaafcaa
41	fcaafcaafcaafcaafcaafcaa
42	fcaafcaafcaafcaafcaafcaa
43	fcaafcaafcaafcaafcaafcaa
44	fcaafcaafcaafcaafcaafcaa
45	fcaafcaafcaafcaafcaafcaa
46	fcaafcaafcaafcaafcaafcaa
47	fcaafcaafcaafcaafcaafcaa
48	fcaafcaafcaafcaafcaafcaa
49	fcaafcaafcaafcaafcaafcaa
50	fcaafcaafcaafcaafcaafcaa
51	fcaafcaafcaafcaafcaafcaa
52	fcaafcaafcaafcaafcaafcaa
53	fcaafcaafcaafcaafcaafcaa

1 OUTPUT LINE

2 OUTPUT LINES

122	fcaafcaafcaafcaafcaafcaa	267	fcaafcaafcaafcaafcaafcaa
123	fcaafcaafcaafcaafcaafcaa	268	fe00fe35feeefe6cfe00fe00fe00fe00
124	fe00fe00fe00fe00fe9ffe7efee0	269	fcaafcaa <u>482eff00</u> fcaafcaafcaa
125	fcaafcaafcaafcaafcaa <u>7075ff00</u>	270	fcaafcaafcaafcaafcaafcaa
126	fcaafcaafcaafcaafcaafcaa	271	fcaafcaafcaafcaafcaafcaa
127	fcaafcaafcaafcaafcaafcaa	272	fcaafcaafcaafcaafcaafcaa
128	fcaafcaafcaafcaafcaafcaa	273	fcaafcaafcaafcaafcaafcaa
129	fcaafcaafcaafcaafcaafcaa	274	fcaafcaafcaafcaafcaafcaa
130	fcaafcaafcaafcaafcaafcaa	275	fcaafcaafcaafcaafcaafcaa
131	fcaafcaafcaafcaafcaafcaa	276	fcaafcaafcaafcaafcaafcaa
132	fcaafcaafcaafcaafcaafcaa	287	fcaafcaafcaafcaafcaafcaa
133	fcaafcaafcaafcaafcaafcaa	288	fcaafcaafcaafcaafcaafcaa
134	fcaafcaafcaafcaafcaafcaa	289	fcaafcaafcaafcaafcaafcaa
135	fcaafcaafcaafcaafcaafcaa	290	fcaafcaafcaafcaafcaafcaa
136	fe00fe00fe00fe00fe00fe9ffe7efee1	291	fcaafcaafcaafcaafcaafcaa
137	fcaafcaafcaafcaafcaa <u>7070ff00</u>	292	fcaafcaafcaafcaafcaafcaa
138	fcaafcaafcaafcaafcaafcaa	293	fe00fe35feeefe6dfe00fe00fe00fe00
139	fcaafcaafcaafcaafcaafcaa	294	fcaafcaa <u>482bff00</u> fcaafcaafcaa
140	fcaafcaafcaafcaafcaafcaa	295	fcaafcaafcaafcaafcaafcaa

Readout of the Events

- Move to a configuration more like the final one
- Spy Buffer used only for debug
- Readout of the events
 - an event correspond to a trigger
 - Each event can be formed by more than one frame

1 Event
Start of the event
Frame
End of the event

```
eadebaba 00000000 000014ab
        000014a1 00000000 00069b90
                                    fe00fe00
                                             fe00fe00
fcaafcaa fcaafcaa fcaafcaa 46cdff00 00000019 000014a4 00000000
fe00fe00 fe00fe00 fe00fe2a fe5afe89 fcaafcaa fcaafcaa fcaafcaa 46c8ff00
00000019 000014a7 00000000 00069d84 fe00fe00 fe00fe00 fe00fe2a fe5afe8a
fcaafcaa fcaafcaa fcaafcaa 46c2ff00 00000019 000014aa 00000000
fe00fe00 fe00fe00 fe00fe2a fe5afe8b fcaafcaa fcaafcaa fcaafcaa 46c7ff00
00000019 000014ad 00000000 00069f78 fe00fe00 fe00fe00 fe00fe2a fe5afe8c
fcaafcaa fcaafcaa fcaafcaa 46d6ff00 00000019 000014b0 00000000
fe00fe00 fe00fe00 fe00fe2a fe5afe8d fcaafcaa fcaafcaa fcaafcaa 46d3ff00
00000019 000014b3 00000000 0006a16c fe00fe00 fe00fe00 fe00fe2a fe5afe8e
fcaafcaa fcaafcaa fcaafcaa 46d9ff00 00000019 000014b6 00000000
fe00fe00 fe00fe00 fe00fe2a fe5afe8f fcaafcaa fcaafcaa fcaafcaa 46dcff00
bacca000 00000069 eade4040 eadebaba 00000001 00003313 00000010
                  00003308 00000000
                                    001058a5 fe00fe00
fe64fe81 fcaafcaa fcaafcaa fcaafcaa 45e0ff00 00000019 0000330b
001059a9 fe00fe00 fe00fe00 fe00fe2a fe64fe82 fcaafcaa fcaafcaa fcaafcaa
                  0000330e 00000000 00105a99 fe00fe00 fe00fe00
fe64fe83 fcaafcaa fcaafcaa fcaafcaa 45efff00 00000019 00003311
                  fe00fe00 fe00fe2a fe64fe84 fcaafcaa fcaafcaa fcaafcaa
                  00003314 00000000 00105c8d fe00fe00 fe00fe00
fe64fe85 fcaafcaa fcaafcaa fcaafcaa 45fbff00 00000019 00003318 00000000
                  fe00fe00 fe00fe2a fe64fe86 fcaafcaa fcaafcaa fcaafcaa
                                    00105e81 fe00fe00
```

Next step

- Implementation of a Firmware that can handle 2 chip (seems to work)
- Decoding the data → move to hits
- Work on pixels threshold
- Re-design of the DAQ board