


# Recap

## Switch R19 into R23



- Clock @40 MHz is sent to the chip from the FPGA
- Clock OUT not used for the deserializer
- Same configuration of the registers

## 1 OUTPUT LINES

```

17 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
18 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
19 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
20 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
21 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
22 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
23 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
24 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
25 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
26 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
27 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
28 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
29 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
30 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa

```

## 2 OUTPUT LINES

```

19      fcaafcaafcaafcaafcaa
20      afcaafcaafcaafcaa
21      20      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
22      21      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
23      22      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
24      23      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
25      24      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
26      25      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
27      26      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
28      27      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
29      28      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
30      29      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
31      30      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
32      31      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
33      32      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
34      33      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa

```

```
fcaafcaafeacfe84fe84fe58fe58fe0d
fe05fe05fe00fe00fe00fe00fe00
fe00fe00fe00fe00fe00fe00ff38fd38
fd38b300b3001ea05ea05ea0ab70ab70
a270e270e270fcaafcaafd39fd39fd39
70087008509840904090ac18ac182c68
3c603c60b268b26892b880b080b08570
8570bd3afd3afd3a15a815a8b6b8a6b0
a6b0fcaafcaafd3bfd3bfd3b72007200
5b505950595053d853d85fb84fb04fb0
```

Frame: 050d5884


...About ten lines of IDLE words...

Frame: 050d5885

[illegible]

# New Configuration: rescue mode with R23

- Clock @40 MHz is sent to the chip from the FPGA
- Clock @320 MHz from outside (J11)
- Register configuration equal to the one for Rescue Mode



17	fcaafcaafcaafcaafcaafcaafcaafcaa
18	fcaafcaafcaafcaafcaafcaafcaafcaa
19	fcaafcaafcaafcaafcaafcaafcaafcaa
20	fcaafcaafcaafcaafcaafcaafcaafcaa
21	fcaafcaafcaafcaafcaafcaafcaafcaa
22	fcaafcaafcaafcaafcaafcaafcaafcaa
23	fcaafcaafcaafcaafcaafcaafcaafcaa
24	fcaafcaafcaafcaafcaafcaafcaafcaa
25	fcaafcaafcaafcaafcaafcaafcaafcaa
26	fcaafcaafcaafcaafcaafcaafcaafcaa
27	fcaafcaafcaafcaafcaafcaafcaafcaa
28	fcaafcaafcaafcaafcaafcaafcaafcaa
29	fcaafcaafcaafcaafcaafcaafcaafcaa
30	fcaafcaafcaafcaafcaafcaafcaafcaa
31	fcaafcaafcaafcaafcaafcaafcaafcaa
32	fcaafcaafcaafcaafcaafcaafcaafcaa
33	fcaafcaafcaafcaafcaafcaafcaafcaa
34	fcaafcaafcaafcaafcaafcaafcaafcaa
35	fcaafcaafcaafcaafcaafcaafcaafcaa

35	fcaafcaafcaafcaafcaafcaafcaafcaa
36	fcaafcaafcaafcaafcaafcaafcaafcaa
37	fcaafcaafcaafcaafcaafcaafcaafcaa
38	fcaafcaafcaafcaafcaafcaafcaafcaa
39	fcaafcaafcaafcaafcaafcaafcaafcaa
40	fcaafcaafcaafcaafcaafcaafcaafcaa
41	fcaafcaafcaafcaafcaafcaafcaafcaa
42	fcaafcaafcaafcaafcaafcaafcaafcaa
43	fcaafcaafcaafcaafcaafcaafcaafcaa
44	fcaafcaafcaafcaafcaafcaafcaafcaa
45	fcaafcaafcaafcaafcaafcaafcaafcaa
46	fcaafcaafcaafcaafcaafcaafcaafcaa
47	fcaafcaafcaafcaafcaafcaafcaafcaa
48	fcaafcaafcaafcaafcaafcaafcaafcaa
49	fcaafcaafcaafcaafcaafcaafcaafcaa
50	fcaafcaafcaafcaafcaafcaafcaafcaa
51	fcaafcaafcaafcaafcaafcaafcaafcaa
52	fcaafcaafcaafcaafcaafcaafcaafcaa
53	fcaafcaafcaafcaafcaafcaafcaafcaa



## 1 OUTPUT LINE

```

122 fcaafcaafcaafcaafcaafcaafcaafcaa
123 fcaafcaafcaafcaafcaafcaafcaafcaa
124 fe00fe00fe00fe00fe00fe9ffe7efee0
125 fcaafcaafcaafcaafcaafcaafcaafcaa7075ff00
126 fcaafcaafcaafcaafcaafcaafcaafcaa
127 fcaafcaafcaafcaafcaafcaafcaafcaa
128 fcaafcaafcaafcaafcaafcaafcaafcaa
129 fcaafcaafcaafcaafcaafcaafcaafcaa
130 fcaafcaafcaafcaafcaafcaafcaafcaa
131 fcaafcaafcaafcaafcaafcaafcaafcaa
132 fcaafcaafcaafcaafcaafcaafcaafcaa
133 fcaafcaafcaafcaafcaafcaafcaafcaa
134 fcaafcaafcaafcaafcaafcaafcaafcaa
135 fcaafcaafcaafcaafcaafcaafcaafcaa
136 fe00fe00fe00fe00fe00fe9ffe7efee1
137 fcaafcaafcaafcaafcaafcaafcaafcaa7070ff00
138 fcaafcaafcaafcaafcaafcaafcaafcaa
139 fcaafcaafcaafcaafcaafcaafcaafcaa
140 fcaafcaafcaafcaafcaafcaafcaafcaa

```

## 2 OUTPUT LINES

```

267 fcaafcaafcaafcaafcaafcaafcaafcaa
268 fe00fe35feeefe6cfe00fe00fe00fe00
269 fcaafcaa482eff00fcaafcaafcaafcaa
270 fcaafcaafcaafcaafcaafcaafcaafcaa
271 fcaafcaafcaafcaafcaafcaafcaafcaa
272 fcaafcaafcaafcaafcaafcaafcaafcaa
273 fcaafcaafcaafcaafcaafcaafcaafcaa
274 fcaafcaafcaafcaafcaafcaafcaafcaa
275 fcaafcaafcaafcaafcaafcaafcaafcaa
276 fcaafcaafcaafcaafcaafcaafcaafcaa
287 fcaafcaafcaafcaafcaafcaafcaafcaa
288 fcaafcaafcaafcaafcaafcaafcaafcaa
289 fcaafcaafcaafcaafcaafcaafcaafcaa
290 fcaafcaafcaafcaafcaafcaafcaafcaa
291 fcaafcaafcaafcaafcaafcaafcaafcaa
292 fcaafcaafcaafcaafcaafcaafcaafcaa
293 fe00fe35feeefe6dfe00fe00fe00fe00
294 fcaafcaa482bfff00fcaafcaafcaafcaa
295 fcaafcaafcaafcaafcaafcaafcaafcaa

```

# Readout of the Events

- Move to a configuration more like the final one
- Spy Buffer used only for debug
- Readout of the events
  - an event correspond to a trigger
  - Each event can be formed by more than one frame

1 Event  
Start of the event  
Frame  
End of the event

00000069	eade4040	eadebaba	00000000	000014ab	00000006	00009ed5	00000000
00000019	000014a1	00000000	00069b90	fe00fe00	fe00fe00	fe00fe2a	fe5afe88
fcaafcaa	fcaafcaa	fcaafcaa	46cdff00	00000019	000014a4	00000000	00069c80
fe00fe00	fe00fe00	fe00fe2a	fe5afe89	fcaafcaa	fcaafcaa	fcaafcaa	46c8ff00
00000019	000014a7	00000000	00069d84	fe00fe00	fe00fe00	fe00fe2a	fe5afe8a
fcaafcaa	fcaafcaa	fcaafcaa	46c2ff00	00000019	000014aa	00000000	00069e74
fe00fe00	fe00fe00	fe00fe2a	fe5afe8b	fcaafcaa	fcaafcaa	fcaafcaa	46c7ff00
00000019	000014ad	00000000	00069f78	fe00fe00	fe00fe00	fe00fe2a	fe5afe8c
fcaafcaa	fcaafcaa	fcaafcaa	46d6ff00	00000019	000014b0	00000000	0006a068
fe00fe00	fe00fe00	fe00fe2a	fe5afe8d	fcaafcaa	fcaafcaa	fcaafcaa	46d3ff00
00000019	000014b3	00000000	0006a16c	fe00fe00	fe00fe00	fe00fe2a	fe5afe8e
fcaafcaa	fcaafcaa	fcaafcaa	46d9ff00	00000019	000014b6	00000000	0006a25c
fe00fe00	fe00fe00	fe00fe2a	fe5afe8f	fcaafcaa	fcaafcaa	fcaafcaa	46dcff00
bacca000	00000069	eade4040	eadebaba	00000001	00003313	00000010	00005c40
00000001	00000019	00003308	00000000	001058a5	fe00fe00	fe00fe00	fe00fe2a
fe64fe81	fcaafcaa	fcaafcaa	fcaafcaa	45e0ff00	00000019	0000330b	00000000
001059a9	fe00fe00	fe00fe00	fe00fe2a	fe64fe82	fcaafcaa	fcaafcaa	fcaafcaa
45eaff00	00000019	0000330e	00000000	00105a99	fe00fe00	fe00fe00	fe00fe2a
fe64fe83	fcaafcaa	fcaafcaa	fcaafcaa	45efff00	00000019	00003311	00000000
00105b9d	fe00fe00	fe00fe00	fe00fe2a	fe64fe84	fcaafcaa	fcaafcaa	fcaafcaa
45feff00	00000019	00003314	00000000	00105c8d	fe00fe00	fe00fe00	fe00fe2a
fe64fe85	fcaafcaa	fcaafcaa	fcaafcaa	45fbff00	00000019	00003318	00000000
00105d91	fe00fe00	fe00fe00	fe00fe2a	fe64fe86	fcaafcaa	fcaafcaa	fcaafcaa
45f1ff00	00000019	0000331b	00000000	00105e81	fe00fe00	fe00fe00	fe00fe2a

# Next step

- Implementation of a Firmware that can handle 2 chip (seems to work)
- Decoding the data → move to hits
- Work on pixels threshold
- Re-design of the DAQ board