
Recap

Switch R19 into R23



- Clock @40 MHz is sent to the chip from the FPGA
- Clock OUT not used for the deserializer
- Same configuration of the registers

47	feesfeesfeesfcaafcaafcaafcaa
1	OUTPUT LINES fcaafcaafcaafcaa
ТА	rcaarcaarcaafcaafcaafcaafcaa
20	fcaafcaafcaafcaafcaafcaafcaafcaa
21	fcaafcaafcaafcaafcaafcaafcaafcaa
22	fcaafcaafcaafcaafcaafcaafcaafcaa
23	fcaafcaafcaafcaafcaafcaafcaafcaa
24	fcaafcaafcaafcaafcaafcaafcaafcaa
25	fcaafcaafcaafcaafcaafcaafcaafcaa
26	fcaafcaafcaafcaafcaafcaafcaafcaa
27	fcaafcaafcaafcaafcaafcaafcaafcaa
28	fcaafcaafcaafcaafcaafcaafcaafcaa
29	fcaafcaafcaafcaafcaafcaafcaafcaa
30	fcaafcaafcaafcaafcaafcaafcaafcaa

9 C	20	UTPUT LINES afcaafcaafcaafcaa
1	20	tcaatcaatcaatcaafcaafcaafcaafcaa
2	21	fcaafcaafcaafcaafcaafcaafcaa
3	22	fcaafcaafcaafcaafcaafcaafcaa
4	23	fcaafcaafcaafcaafcaafcaafcaa
5	24	fcaafcaafcaafcaafcaafcaafcaa
6	25	fcaafcaafcaafcaafcaafcaafcaa
7	26	fcaafcaafcaafcaafcaafcaafcaafcaa
8	27	fcaafcaafcaafcaafcaafcaafcaafcaa
9	28	fcaafcaafcaafcaafcaafcaafcaafcaa
0	29	fcaafcaafcaafcaafcaafcaafcaafcaa
1	30	fcaafcaafcaafcaafcaafcaafcaa
2	31	fcaafcaafcaafcaafcaafcaafcaa
3	32	fcaafcaafcaafcaafcaafcaafcaa
4	33	fcaafcaafcaafcaafcaafcaafcaafcaa

...About ten lines of IDLE words...

Deserializer update

Implementation of a phase for each output line:

- The register that monitors the output line never counts the expected number of idle words
- When we set the right phase → Output file without errors in the decodification of the idle word
- 36 fcaafcaafcaafcaafcaafcaafcaafcaa 37 fcaafcaafcaafcaafcaafcaafcaafcaa 38 fcaafcaafcaafcaafcaafcaafcaafcaa 39 fcaafcaafcaafcaafcaafcaafcaafcaa 40 fcaafcaafcaafcaafcaafcaafcaafcaa 41 fcaafcaafcaafcaafcaafcaafcaafcaa 42 fcaafcaafcaafcaafcaafcaafcaafcaa 43 fcaafcaafcaafcaafcaafcaafcaafcaa 44 fcaafcaafcaafcaafcaafcaafcaafcaa 45 fcaafcaafcaafcaafcaafcaafcaafcaa 46 fcaafcaafcaafcaafcaafcaafcaafcaa 47 fcaafcaafcaafcaafcaafcaafcaafcaa 48 fcaafcaafcaafcaafcaafcaafcaafcaa 49 fcaafcaafcaafcaafcaafcaafcaafcaa 50 fcaafcaafcaafcaafcaafcaafcaafcaa

Some examples of outputs

1 OUTPUT LINE

39	fcaafcaafcaafcaafcaafcaafcaa
40	fe00fe00fe00fe00fe00fe1bfea2fec4
41	fcaafcaafcaafcaafcaafcaafcaa
42	fe00fe00fe00fe00fe1bfea2fec4fcaa
43	fcaa43feff0052a8fd3d6580fd3bfe00
44	fe00fe00fe00fe00fe1bfea2fec5fcaa
45	fea2fec5fcaafcaa43feff0052a8fd3d
46	3d88fd39fe00fe00fe00fe00fe00fe1b
47	fe00fe00fe00fe00fe1bfcaafcaa2e20
48	fd3bfcaa5d282e2075083d88fd39fe00
49	fe00fcaafcaafcaafcaafcaa8fc8
50	fcaa8fc8fd3bfcaa5d282e2075083d88
51	fcaafcaafcaafcaafcaafcaafcaa
129	fcaafcaafcaafcaafcaafcaafcaa
130	4db044585e88fd3b3b386f604090fd39
131	fd3b3b386f60fcaafcaa19821b70fd3c
132	fcaa1982ff001b70fd3c4db044585e88
133	fe00fe00fe1bfea2fec8fcaafcaafcaa
134	fcaafcaafcaa1982ff001b704db0fe00
135	fe00fe00fe00fe00fe1bfea2fec8fcaa
136	fd39fcaac5b07868fd38a838fd0cfe00
137	fcaac5b07868fd38fe00fe1bfea29420
138	fcaafcaafcaafcaafcaafcaa9420fd39
139	9420fd39fcaac5b07868fd38a838fd0c
140	fcaafcaafcaafcaafcaafcaafcaa
141	fcaafcaafcaafcaafcaafcaafcaa

2 OUTPUT LINES

72	fcaafcaafcaafcaafeaffcaafeaffcaa
73	fcaafcaafcaafcaafeaefcaafeaffcaa
74	fcaafcaafe9bfcaafe00fcaafe00fcaa
75	fe9bfcaafcaafcaafcaafeaefcaafcaa
76	fcaafcaa583bfe46fcaafeaffcaafeaf
77	ff00feb9fcaafcaafeaafeaefcaafeaf
78	fcaafcaafcaafcaafeaefe00feaefe00
79	fcaafcaafcaafcaafeaafcaafeaefcaa
80	fcaafcaafcaafcaafcaafcaafcaa
81	fcaafcaafcaafcaafcaafeaafcaafcaa

448	fcaafcaafcaafcaafeaefcaafeaffcaa
449	fcaafcaafcaafcaafe00fcaafe00fcaa
450	fe46fcaafcaafcaafcaafeaefcaafcaa
451	fcaafcaa589efd38fcaafeaffcaafeaf
452	ff00fe00feb9fcaafcaafeaefcaafeaf
453	fcaafcaafcaafcaafcaafe00feaafe00
454	fcaa589efcaafcaafcaafcaafcaafcaa
455	fcaafcaafcaafcaafcaafcaafcaafcaa
456	fcaafcaafcaafcaafeaffcaafeaefcaa