


Recap

Switch R19 into R23



- Clock @40 MHz is sent to the chip from the FPGA
- Clock OUT not used for the deserializer
- Same configuration of the registers

1 OUTPUT LINES

```

17 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
18 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
19 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
20 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
21 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
22 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
23 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
24 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
25 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
26 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
27 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
28 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
29 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
30 fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa

```

2 OUTPUT LINES

```

19      fcaafcaafcaafcaafcaa
20      afcaafcaafcaafcaa
21      20      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
22      21      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
23      22      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
24      23      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
25      24      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
26      25      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
27      26      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
28      27      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
29      28      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
30      29      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
31      30      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
32      31      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
33      32      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa
34      33      fcaafcaafcaafcaafcaafcaafcaafcaafcaafcaa

```

```
fcaafcaafeacfe84fe84fe58fe58fe0d
fe05fe05fe00fe00fe00fe00fe00
fe00fe00fe00fe00fe00fe00ff38fd38
fd38b300b3001ea05ea05ea0ab70ab70
a270e270e270fcaafcaafd39fd39fd39
70087008509840904090ac18ac182c68
3c603c60b268b26892b880b080b08570
8570bd3afd3afd3a15a815a8b6b8a6b0
a6b0fcaafcaafd3bfd3bfd3b72007200
5b505950595053d853d85fb84fb04fb0
```

Frame: 050d5884

...About ten lines of IDLE words...

Frame: 050d5885

[illegible]

Deserializer update

Implementation of a phase for each output line:

- The register that monitors the output line never counts the expected number of idle words
- When we set the right phase → Output file without errors in the decodification of the idle word

```
36 fcaafcaafcaafcaafcaafcaafcaafcaa
37 fcaafcaafcaafcaafcaafcaafcaafcaa
38 fcaafcaafcaafcaafcaafcaafcaafcaa
39 fcaafcaafcaafcaafcaafcaafcaafcaa
40 fcaafcaafcaafcaafcaafcaafcaafcaa
41 fcaafcaafcaafcaafcaafcaafcaafcaa
42 fcaafcaafcaafcaafcaafcaafcaafcaa
43 fcaafcaafcaafcaafcaafcaafcaafcaa
44 fcaafcaafcaafcaafcaafcaafcaafcaa
45 fcaafcaafcaafcaafcaafcaafcaafcaa
46 fcaafcaafcaafcaafcaafcaafcaafcaa
47 fcaafcaafcaafcaafcaafcaafcaafcaa
48 fcaafcaafcaafcaafcaafcaafcaafcaa
49 fcaafcaafcaafcaafcaafcaafcaafcaa
50 fcaafcaafcaafcaafcaafcaafcaafcaa
```

Some examples of outputs

1 OUTPUT LINE

```
39 fcaafcaafcaafcaafcaafcaafcaafcaa
40 fe00fe00fe00fe00fe00fe1bfea2fec4
41 fcaafcaafcaafcaafcaafcaafcaafcaa
42 fe00fe00fe00fe00fe1bfea2fec4fcaa
43 fcaa43feff0052a8fd3d6580fd3bfe00
44 fe00fe00fe00fe00fe1bfea2fec5fcaa
45 fea2fec5fcaafcaa43feff0052a8fd3d
46 3d88fd39fe00fe00fe00fe00fe00fe1b
47 fe00fe00fe00fe00fe1bfcaafcaa2e20
48 fd3bfcaa5d282e2075083d88fd39fe00
49 fe00fcaafcaafcaafcaafcaafcaa8fc8
50 fcaa8fc8fd3bfcaa5d282e2075083d88
51 fcaafcaafcaafcaafcaafcaafcaafcaa
```

```
129 fcaafcaafcaafcaafcaafcaafcaafcaa
130 4db044585e88fd3b3b386f604090fd39
131 fd3b3b386f60fcaafcaa19821b70fd3c
132 fcaa1982ff001b70fd3c4db044585e88
133 fe00fe00fe1bfea2fec8fcaafcaafcaa
134 fcaafcaafcaa1982ff001b704db0fe00
135 fe00fe00fe00fe00fe1bfea2fec8fcaa
136 fd39fcaac5b07868fd38a838fd0cfe00
137 fcaac5b07868fd38fe00fe1bfea29420
138 fcaafcaafcaafcaafcaafcaafcaa9420fd39
139 9420fd39fcaac5b07868fd38a838fd0c
140 fcaafcaafcaafcaafcaafcaafcaafcaa
141 fcaafcaafcaafcaafcaafcaafcaafcaa
```

2 OUTPUT LINES

```
72 fcaafcaafcaafcaafeaffcaafeaffcaa  
73 fcaafcaafcaafcaafeaffcaafeaffcaa  
74 fcaafcaafe9bfcaafe00fcaafe00fcaa  
75 fe9bfcaafcaafcaafcaafeaffcaafcaa  
76 fcaafcaa583bfe46fcaafeaffcaafeaf  
77 ff00feb9fcaafcaafeaafeaffcaafeaf  
78 fcaafcaafcaafcaafeaeffe00feaeffe00  
79 fcaafcaafcaafcaafeaafcaafeaffcaa  
80 fcaafcaafcaafcaafcaafcaafcaafcaa  
81 fcaafcaafcaafcaafcaafeaafcaafcaa
```

```
448 fcaafcaafcaafcaafeafcaafeaffcaa
449 fcaafcaafcaafcaafe00fcaafe00fcaa
450 fe46fcaafcaafcaafcaafeafcaafcaa
451 fcaafcaa589efd38fcaafeaffcaafeaf
452 ff00fe00feb9fcaafcaafeafcaafeaf
453 fcaafcaafcaafcaafcaafe00feaafe00
454 fcaa589efcaafcaafcaafcaafcaafcaa
455 fcaafcaafcaafcaafcaafcaafcaafcaa
456 fcaafcaafcaafcaafeaffcaafeafcaa
```