

Data readout: rescue clock mode

Last check point: IDLE words read with ONE output line and saved in the spy buffer.

Now....:

- We are able to control the “START” and the “STOP” of the chip
- We find the **Header word** and the **Frame Counter** into the data saved into spy buffer
- We introduce the re-alignment of the PHASE
- Readout work “well” only with ONE output line
- Odd Output lines do not work (we don’t know why)

```
70 fcaafcaafcaafcaafcaafcaafcaafcaa
71 fcaafcaafcaafcaafcaafcaafcaafcaa
72 fcaafcaafcaafcaafcaafcaafcaafcaa
73 fcaafcaafcaafcaafcaafcaafcaafcaa
74 fcaafcaafefefe12fe38fe01fe01fc01
75 fc01fc01fa743c01fa76f81c6ac0fcab
76 fc02cc0bf2abf2abf2abf3ffe577e557
77 e557e557e557e557fcaafcaafcaafcaa
78 fcaafcaafcaafcaafcaafcaafcaafcaa
79 fcaafcaafcaafcaafcaafcaafcaafcaa
80 fcaafcaafcaafcaafcaafcaafcaafcaa
81 fcaafcaafcaafcaafcaafcaafcaafcaa
82 fcaafcaafcaafcaafcaafcaafcaafcaa
83 fcaafcaafcaafcaafcaafcaafcaafcaa
84 fcaafcaafcaafcaafcaafcaafcaafcaa
85 fcaafcaafcaafcaafcaafcaafcaafeff
86 fe12fe71fe01fe00fe00fe00fe00fd3a
87 3d2cfe9e0fc8fd3f30b9ff005987fd55
88 fcd5f955fe55fc4bfe57f95bfc6bf8ab
89 f157f95fcb5f8abf357e557caafcaafc
90 aafcaafcaafcaafcaafcaafcaafcaaf
91 7e557e557e557e557e557ff2abf2abf2a
92 bf2afcaafcaafcaafcaafcaafcaafcaa
93 fcaafcaafcaafcaafcaafcaafcaafcaa
94 fcaafcaafcaafcaafcaafcaafcaafcaa
95 fcaafcaafcaafcaafcaafcaafcaafcaa
96 fcaafcaafcaafcaafcaafcaafcaafcaa
97 fcaafcaafcaafcaafcaafcaafcaafcaa
98 fcaafcaafcaafcaafcaafcaafcaafe00fe13
99 fe71fe01fe00fe00fe00fe00fd3b3b48
100 fe9e0db9ff00b769f9abe357fc03f84f
101 fb8ff00ff007e00fe00fe00fd388180c
102 8489d8cfba8fcaafd3942bc7eafcaaf
103 caafcaafcaafcaafcaafcaafcaafcaa
```

Data readout: PLL mode


			SYNC_IN_N SLVS pads
SEL_START	2-1	0	Start mode selection: Automatic: 0 (by default after PLL locked) Software: 1 (by sending 03 to INSTR CMDID see section 2 page 10) External: 2 or 3 (via START_IN_P and START_IN_N SLVS pad)
SEL_CLOCK	0	0	Clock selection: Main @ 40 MHz (CLK_P and CLK_N SLVS pad): 0 Rescue @ 320 MHz (CLKRESCUE_P CLKRESCUE_N SLVS pad): 1

Name	Bits	Reset	Description
Not Used	7	0	
EN_LOCKPLL	6	0	Enable LOCKPLL pad
EN_CLKPLL	5	0	Enable CLKPLL_P CLKPLL_N SLVS pad
TRIM_REFCURPLL	4-2	4	Trimming bits for PLL current reference
DIS_PLL_LDO	1	0	Disable low-dropout PLL regulator (when disable VCO powered through AVDD and AVSS)
EN_PLL_VCO	0	1	Enable VCO

Name	Bits	Reset	Description
Not Used	7	0	
GAIN	6-3	7	Gain of current comparator to detect PLL lock from phase comparator
THRESHOLD	2-0	0	Threshold of current comparator to detect PLL lock from phase comparator

Name	Bits	Reset	Description
EN_CLKRESCUE_TERM	7	0	Enable rescue clock (320 MHz) SLVS 100 Ω termination
EN_CLKSER	6	0	Enable output clock serializer (160 MHz) test option
EN_CUSTOM_FLV	5	0	Enable custom fill level for elastic buffer test option
EN_CUSTOM_BW	4	0	Enable custom bandwidth for frame generator test option
EN_PATTERN	3	0	Enable pattern for serializer test mode
EN_PULSEINJ	2	0	Enable external pulse injection test option
EN_PIXELMASK	1	1	Enable Pixel Masked (1) or Pulsed (0) mode for pixel array
EN_MFE	0	0	Enable Multi Frame Emulator test mode

Now the PLL is locked !!!



Scan to find the right value

Data readout: PLL mode


Same results as with the rescue clock:

- Only IDLE words when the chip is in STOP
- Frame when it is in START

```
48 47 fcaafcaafcaafcaafcaafcaafcaafcaa
49 48 fcaafe2afe7ffe77fe7ffe2afe2afe2a
50 49 fe2afeaafcaafcaafcaafcaafcaafcaa
51 50 fec6fe06fe5cfe03fe00fe00fe00fe00
52 51 ff007ffdfc7dfceefceafcaafcaafcaa
53 52 fcaafcaafcaafcaafcaafceafcfffcea
54 53 fcaafcaafcaafcaafcaafcaafcaafcaa
55 54 fcaafcaafcaafcaafcaafcaafcaafcaa
56 55 fcaafcaafcaafcaafcaafcaafcaafcaa
57 56 fcaafcaafcaafcaafcaafcaafcaafcaa
58 57 fcaafcaafcaafcaafcaafcaafcaafcaa
59 58 fcaafcaafcaafcaafcaafcaafcaafcaa
60 59 fcaafcaafceafcaafcaafcaafcaafcaa
61 60 fcaafcaafcaafcaafcaafeaafe2afe3a
62 61 fe2afe2afeaafcaafcaafcaafcaafcaa
63 62 fec7fe06fe5cfe03fe00fe00fe00fe00
64 63 ff00577ffcaafceffcfffc55fcfffcaa
65 64 fcaafcaafcaafcaafcaafceafcfffcff
66 65 fcfffc55fc7ffceafcaafcaafcaafcaa
67 66 fcaafcaafcaafcaafcaafcaafceafcaa
68 67 fcaafcaafcaafcaafcaafcaafcaafcaa
69 68 fcaafcaafcaafcaafceffcaafcaafcaa
70 69 fcaafcaafcaafcaafcaafcaafcaafcaa
71 70 fcaafcaafcaafcaafcaafcaafcaafcaa
72 71 fcaafcaafcaafcaafcaafcaafcaafcaa
73 72 fcaafcaafcaafcaafcaafcaafcaafcaa
74 73 fcaafcaafeaafe2afe2afeaafe2afe2a
75 74 fe2afe2afeaafcaafcaafcaafcaafcaa
76 75 fec8fe06fe5cfe03fe00fe00fe00fe00
77 76 ff00775dfcaafcaafcaafcaafcaafcaa
78 77 fcaafcaafcaafceefcfffcfffceafcaa
79 78 fcaafcaafcaafcaafcaafcaafcaafcaa
```


Next Step...

Switch R19 into R23 to remove the external clock and try again to lock the PLL



- Clock @40 MHz is sent to the chip from the FPGA
- Clock OUT not used for the deserializer
- Same configuration of the registers

First attempt

Clock IN @320 MHz → it is wrong! But the PLL is locked. No IDLE words in the Spy Buffer

Second attempt

Clock IN @40 MHz → Right configuration

IDLE word decoded correctly → with 1 and 2 output lines

→ with 4, 2 or 3 output lines stop decoding the IDLE word

Chip in START

→ words seem duplicated but it's recognizable the frame

→ with 2 output lines, some problems in the deserializer, but it's still recognizable the frame

Some examples of outputs

1 OUTPUT LINES

```
fcaafcaafeacfe84fe84fe58fe58fe0d
fe05fe05fe00fe00fe00fe00fe00fe00
fe00fe00fe00fe00fe00fe00ff38fd38
fd38b300b3001ea05ea05ea0ab70ab70
a270e270e270fcaafcaafd39fd39fd39
70087008509840904090ac18ac182c68
3c603c60b268b26892b880b080b08570
8570bd3afd3afd3a15a815a8b6b8a6b0
a6b0fcaafcaafd3bfd3bfd3b72007200
5b505950595053d853d85fb84fb04fb0
```

Frame: 050d5884

```
55 fcaafcaafcaafcaafcaafcaafcaafcaa
56 fcaafcaafcaafcaafcaafcaafcaafcaa
57 fcaafe00fe00fe00fcaafcbefe9efe9e
58 fe00fe00fe00fe00fe51fe51fe17fe37
59 fe00fe00fe00fcaafe37fe00fe00ff00
60 fcaafcaafcaafcaaff00ff0043fd43fd
61 fcaafcaafcaafcaaeefcaafcaafcaa
62 fcaafcaafcaafcaafcaafcaafcaafcaa
63 fcaafcaafcaafcaafcaafcaafcaafcaa
64 fcaafcaafcaafcaafcaafcaafcaafcaa
```

Frame:3717519e

...About ten lines of IDLE words...

...Many lines of IDLE words...

2 OUTPUT LINES

Frame: 050d5885

Frame:3717519f

```
fcaafcaafeadfe85fe85fe58fe58fe0d
fe05fe05fe00fe00fe00fe00fe00fe00
fe00fe00fe00fe00fe00fe00ff38fd38
fd384e404e40eb40b940b94086888688
```

```
fcaafcaafcaafe00fcaafcaafcaafcbt
fe00fe00fe00fe00fe9ffe9ffe51fe51
fe00fe00fe00fe00fe17fe37fe37fe00
fe00fcaafcaafcaafe00ff00ff00ff00
```