DAQ hardware ideas

Luigi Rignanese, Davide Falchieri





DAQ scheme



Requirements and constrains:

- Physical requirements:
 - Distance between the DAQ and the DUT (active irradiation, test beam)
 - Cryo-resistance of the interface cable
 - How many DUTs with the same DAQ? How scalable?
- Electrical requirements:
 - Which transmission protocol between the DAQ and the DUT?
 - How many "wires?"
- Communication with the DAQ PC:
 - Ethernet
 - I2C
 - UART
 - PCI-express
 - A combination?
- Retro-compatibility?
- Cost?

Requirements and constrains:

- Physical requirements:
 - Distance between the DAQ and the DUT (active irradiation, test beam)
 - Cryo-resistance of the interface cable
 - How many DUTs with the same DAQ? How scalable?
- Electrical requirements:
 - Which transmission protocol between the DAQ and the DUT?
 - How many "wires?"
- Communication with the DAQ PC:
- Cost?
 1 k€ + 4 k€ SJ (BO) + other teams' contributions

<5 m RJ45 (DS), FMC expander in DUNE, FireFly As many as possible

Parallel (actual), Serial (better), LVDS As low as possible

Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays

Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays

Monolithic fully depleted particle detector CIS 110 nm

24 differential pairs (LVDS)16 for data with a rate of 640 Mb/s (320 MHz DDR)8b/10b encoding.

8 lines for clk, rst, testpulse and SPI for config

KC705 Kintex 7 based dev board with **FMC-HPC** (<mark>58 pairs</mark>) and **FMC-LPC** (**34 pairs**). Coax input/output, SFP and ETH connection

Custom breakout boards FMC to FireFly and 2 coax diff I/O. Compatible with both LPC and HPC and agnostic wrt to FPGA

<u>Samtec FireFly PCUE</u> high performance cables. 12 diff pairs up to 28 Gbps. Optical version available

Arcadia- chip board

Multi-boards approach

dRICH optical plane based on SiPMs

SiPMs readout is based on the ALCOR ASIC (UMC 110 nm):

32-pixel matrix mixed signal ASIC TDCs based on analogue interpolation with 50 ps LSB (@ 320 MHz) Fully digital output on 4 LVDS TX data links SPI-based chip configuration

Luigi Rignanese rignanes@bo.infn.it

Setup examples (timing measurement)

Setup examples (2048 SiPM, 64 ASICS)

800 Mb/s data rate

dRICH prototype at the 2024 TB

Luigi Rignanese rignanes@bo.infn.it

There is a very well known DAQ solution that can ideally work for our purpose but:

- KC705 deprecated Kintex7 substituted by Kintex7 US or US+
- VC709 is an alternative with a better FPGA but 1x FMC HPC and very expensive 10 k€

Alinx (Chinese company) alternatives:

AXKU062 Kintex US 2 FMC LPC and 1 FMC HPC (130 LVDS pairs) <u>1.216,63 EUR</u> (Mirifica MEPA)

UART HDMI Output Sigabit Ethernet FMC HPC FMC HPC CCKU040 (Under the fan)

AXKU040 Kintex US 2 FMC LPC and 1 FMC HPC (123 LVDS pairs) 951,90 EUR (Mirifica MEPA)

Breakout board ≈ 500 EUR FireFly 2 m cable 80 EUR

Conclusions

- The choice of DAQ HW is strictly dependent on the chip digital interface
- Our suggestion is to implement a register-based approach to reduce the number of wires/pads (less "debuggable")
- Data output and data rate:
 - How many lines?
 - Parallel or Serial?
 - Fors serial 8b/10b Lvds 320 MHz DDR INFN Torino has the recipe
- Alinx dev boards are proposed as a starting point but if you have any other suggestion...

